Group : spi_device_env_pkg::spi_device_env_cov::flash_read_commands_cg
dashboard | hierarchy | modlist | groups | tests | asserts


Summary for Group spi_device_env_pkg::spi_device_env_cov::flash_read_commands_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 20 20 0 0.00
Crosses 154 154 0 0.00


Variables for Group spi_device_env_pkg::spi_device_env_cov::flash_read_commands_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_filtered 2 2 0 0.00 100 1 1 2
cp_opcode 11 11 0 0.00 100 1 1 0
cp_payload_size 7 7 0 0.00 100 1 1 0


Crosses for Group spi_device_env_pkg::spi_device_env_cov::flash_read_commands_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cr_all 154 154 0 0.00 100 1 1 0


Summary for Variable cp_filtered

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 2 0 0.00


Automatically Generated Bins for cp_filtered

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
[auto[0] - auto[1]] -- -- 2



Summary for Variable cp_opcode

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 11 11 0 0.00


User Defined Bins for cp_opcode

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
internal_process_ops[0x9f] 0 1 1
internal_process_ops[0x5a] 0 1 1
internal_process_ops[0x05] 0 1 1
internal_process_ops[0x35] 0 1 1
internal_process_ops[0x15] 0 1 1
internal_process_ops[0x03] 0 1 1
internal_process_ops[0x0b] 0 1 1
internal_process_ops[0x3b] 0 1 1
internal_process_ops[0x6b] 0 1 1
internal_process_ops[0xbb] 0 1 1
internal_process_ops[0xeb] 0 1 1



Summary for Variable cp_payload_size

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 7 7 0 0.00


User Defined Bins for cp_payload_size

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
excess_fifo 0 1 1
frequent_use_values[0] 0 1 1
frequent_use_values[1] 0 1 1
frequent_use_values[2] 0 1 1
frequent_use_values[3] 0 1 1
frequent_use_values[4] 0 1 1
frequent_use_values[256] 0 1 1



Summary for Cross cr_all

Samples crossed: cp_opcode cp_filtered cp_payload_size
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 154 154 0 0.00 154


Automatically Generated Cross Bins for cr_all

Uncovered bins
cp_opcodecp_filteredcp_payload_sizeCOUNTAT LEASTNUMBERSTATUS
* * * -- -- 154

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%