Unified Coverage Report :: Module :: prim_arbiter_ppc

Module : prim_arbiter_ppc

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
86.34	100.00	70.37			100.00	75.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_upload.u_arbiter.gen_arb_ppc.u_reqarb	55.51	86.36	44.44			60.00	31.25
tb.dut.u_spi_tpm.u_arbiter.gen_arb_ppc.u_reqarb	85.69	100.00	77.78			90.00	75.00
tb.dut.u_sys_sram_arbiter.gen_arb_ppc.u_reqarb	90.97	100.00	88.89			100.00	75.00

---

Module Instance : tb.dut.u_upload.u_arbiter.gen_arb_ppc.u_reqarb

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
55.51	86.36	44.44			60.00	31.25

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
55.51	86.36	44.44			60.00	31.25

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
58.33	100.00	16.67					u_arbiter

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_spi_tpm.u_arbiter.gen_arb_ppc.u_reqarb

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
85.69	100.00	77.78			90.00	75.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
85.69	100.00	77.78			90.00	75.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
83.33	100.00	66.67					u_arbiter

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_sys_sram_arbiter.gen_arb_ppc.u_reqarb

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
90.97	100.00	88.89			100.00	75.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
90.97	100.00	88.89			100.00	75.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
83.33	100.00	66.67					u_sys_sram_arbiter

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Module : prim_arbiter_ppc ( parameter N=3,DW=75,EnDataPort=1,IdxW=2 + N=5,DW=75,EnDataPort=1,IdxW=3 )
Line Coverage for Module self-instances :

SCORE	LINE
55.51	86.36

tb.dut.u_upload.u_arbiter.gen_arb_ppc.u_reqarb

SCORE	LINE
90.97	100.00

tb.dut.u_sys_sram_arbiter.gen_arb_ppc.u_reqarb

	Line No.	Total	Covered	Percent
TOTAL		22	22	100.00
CONT_ASSIGN	55	0	0
CONT_ASSIGN	75	1	1	100.00
CONT_ASSIGN	76	1	1	100.00
ALWAYS	82	3	3	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	90	1	1	100.00
CONT_ASSIGN	92	1	1	100.00
CONT_ASSIGN	94	1	1	100.00
ALWAYS	96	5	5	100.00
ALWAYS	109	4	4	100.00
ALWAYS	124	4	4	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
55		unreachable
75	1	1
76	1	1
82	1	1
83	1	1
84	1	1
89	1	1
90	1	1
92	1	1
94	1	1
96	1	1
97	1	1
98	1	1
100	1	1
101	1	1
103		unreachable
			MISSING_ELSE
109	1	1
110	1	1
111	1	1
112	1	1
			MISSING_ELSE
124	1	1
125	1	1
126	1	1
127	1	1
			MISSING_ELSE

---

Line Coverage for Module : prim_arbiter_ppc ( parameter N=2,DW=75,EnDataPort=1,IdxW=1 )
Line Coverage for Module self-instances :

SCORE	LINE
85.69	100.00

tb.dut.u_spi_tpm.u_arbiter.gen_arb_ppc.u_reqarb

	Line No.	Total	Covered	Percent
TOTAL		22	22	100.00
CONT_ASSIGN	55	0	0
CONT_ASSIGN	75	1	1	100.00
CONT_ASSIGN	76	1	1	100.00
ALWAYS	82	3	3	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	90	1	1	100.00
CONT_ASSIGN	92	1	1	100.00
CONT_ASSIGN	94	1	1	100.00
ALWAYS	96	5	5	100.00
ALWAYS	109	4	4	100.00
ALWAYS	124	4	4	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
55		unreachable
75	1	1
76	1	1
82	1	1
83	1	1
84	1	1
89	1	1
90	1	1
92	1	1
94	1	1
96	1	1
97	1	1
98	1	1
100	1	1
101	1	1
103		unreachable
			MISSING_ELSE
109	1	1
110	1	1
111	1	1
112	1	1
			MISSING_ELSE
124	1	1
125	1	1
126	1	1
127	1	1
			MISSING_ELSE

---

Cond Coverage for Module : prim_arbiter_ppc ( parameter N=2,DW=75,EnDataPort=1,IdxW=1 )
Cond Coverage for Module self-instances :

SCORE	COND
85.69	77.78

tb.dut.u_spi_tpm.u_arbiter.gen_arb_ppc.u_reqarb

	Total	Covered	Percent
Conditions	9	7	77.78
Logical	9	7	77.78
Non-Logical	0	0
Event	0	0

 LINE       76
 EXPRESSION (((|gen_normal_case.masked_req)) ? gen_normal_case.masked_req : req_i)
             ---------------1---------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Not Covered

 LINE       84
 EXPRESSION (gen_normal_case.ppc_out[(i - 1)] | gen_normal_case.arb_req[i])
             ----------------1---------------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T2,T13,T18
1	0	Covered	T2,T13,T18

 LINE       90
 EXPRESSION (ready_i ? gen_normal_case.winner : '0)
             ---1---

-1-	Status	Tests
0	Unreachable
1	Covered	T1,T2,T3

 LINE       98
 EXPRESSION (valid_o && ready_i)
             ---1---    ---2---

-1-	-2-	Status	Tests
0	1	Covered	T2,T3,T13
1	0	Unreachable
1	1	Covered	T2,T13,T18

 LINE       101
 EXPRESSION (valid_o && ((!ready_i)))
             ---1---    ------2-----

-1-	-2-	Status	Tests
0	1	Unreachable
1	0	Not Covered
1	1	Unreachable

---

Cond Coverage for Module : prim_arbiter_ppc ( parameter N=3,DW=75,EnDataPort=1,IdxW=2 )
Cond Coverage for Module self-instances :

SCORE	COND
55.51	44.44

tb.dut.u_upload.u_arbiter.gen_arb_ppc.u_reqarb

	Total	Covered	Percent
Conditions	9	4	44.44
Logical	9	4	44.44
Non-Logical	0	0
Event	0	0

 LINE       76
 EXPRESSION (((|gen_normal_case.masked_req)) ? gen_normal_case.masked_req : req_i)
             ---------------1---------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Not Covered

 LINE       84
 EXPRESSION (gen_normal_case.ppc_out[(i - 1)] | gen_normal_case.arb_req[i])
             ----------------1---------------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Not Covered
1	0	Not Covered

 LINE       90
 EXPRESSION (ready_i ? gen_normal_case.winner : '0)
             ---1---

-1-	Status	Tests
0	Unreachable
1	Covered	T1,T2,T3

 LINE       98
 EXPRESSION (valid_o && ready_i)
             ---1---    ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T4,T6
1	0	Unreachable
1	1	Not Covered

 LINE       101
 EXPRESSION (valid_o && ((!ready_i)))
             ---1---    ------2-----

-1-	-2-	Status	Tests
0	1	Unreachable
1	0	Not Covered
1	1	Unreachable

---

Cond Coverage for Module : prim_arbiter_ppc ( parameter N=5,DW=75,EnDataPort=1,IdxW=3 )
Cond Coverage for Module self-instances :

SCORE	COND
90.97	88.89

tb.dut.u_sys_sram_arbiter.gen_arb_ppc.u_reqarb

	Total	Covered	Percent
Conditions	9	8	88.89
Logical	9	8	88.89
Non-Logical	0	0
Event	0	0

 LINE       76
 EXPRESSION (((|gen_normal_case.masked_req)) ? gen_normal_case.masked_req : req_i)
             ---------------1---------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T2,T13,T18

 LINE       84
 EXPRESSION (gen_normal_case.ppc_out[(i - 1)] | gen_normal_case.arb_req[i])
             ----------------1---------------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T2,T13,T18
1	0	Covered	T1,T2,T13

 LINE       90
 EXPRESSION (ready_i ? gen_normal_case.winner : '0)
             ---1---

-1-	Status	Tests
0	Unreachable
1	Covered	T1,T2,T3

 LINE       98
 EXPRESSION (valid_o && ready_i)
             ---1---    ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Unreachable
1	1	Covered	T1,T2,T13

 LINE       101
 EXPRESSION (valid_o && ((!ready_i)))
             ---1---    ------2-----

-1-	-2-	Status	Tests
0	1	Unreachable
1	0	Not Covered
1	1	Unreachable

---

Branch Coverage for Module : prim_arbiter_ppc

	Line No.	Total	Covered	Percent
Branches		10	10	100.00
TERNARY	76	2	2	100.00
TERNARY	90	1	1	100.00
IF	96	3	3	100.00
IF	126	2	2	100.00
IF	111	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	76	((|gen_normal_case.masked_req)) ? 

Branches:

-1-	Status	Tests
1	Covered	T2,T13,T18
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	90	(ready_i) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Unreachable

	LineNo.	Expression
-1-:	96	if ((!rst_ni))
-2-:	98	if ((valid_o && ready_i))
-3-:	101	if ((valid_o && (!ready_i)))

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T2,T13
0	0	1	Unreachable
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	126	if (gen_normal_case.winner[i])

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T13
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	111	if (gen_normal_case.winner[i])

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T13
0	Covered	T1,T2,T3

---

Assert Coverage for Module : prim_arbiter_ppc

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	16	16	100.00	12	75.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	16	16	100.00	12	75.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	188422525	148840637	0	0
CheckNGreaterZero_A	1962	1962	0	0
GntImpliesReady_A	188422525	744345	0	0
GntImpliesValid_A	188422525	744345	0	0
GrantKnown_A	188422525	148840637	0	0
IdxKnown_A	188422525	148840637	0	0
IndexIsCorrect_A	188422525	744345	0	0
LockArbDecision_A	188422525	0	0	0
NoReadyValidNoGrant_A	188422525	0	0	0
ReadyAndValidImplyGrant_A	188422525	744345	0	0
ReqAndReadyImplyGrant_A	188422525	744345	0	0
ReqImpliesValid_A	188422525	744345	0	0
ReqStaysHighUntilGranted0_M	188422525	0	0	0
RoundRobin_A	188422525	0	0	654
ValidKnown_A	188422525	148840637	0	0
gen_data_port_assertion.DataFlow_A	188422525	744345	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	188422525	148840637	0	0
T1	305829	305824	0	0
T2	16723	11609	0	0
T3	337386	291818	0	0
T4	57658	33303	0	0
T5	67230	45470	0	0
T6	3313	3204	0	0
T7	52658	26329	0	0
T8	345940	172970	0	0
T9	54637	53578	0	0
T10	0	177386	0	0
T13	31579	28135	0	0
T14	2950	1368	0	0
T15	3379	2550	0	0
T16	1318	1267	0	0
T17	803	737	0	0
T18	0	62640	0	0
T19	0	128456	0	0
T20	0	97088	0	0
T22	0	3672	0	0
T51	0	89389	0	0
T52	0	1440	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1962	1962	0	0
T1	3	3	0	0
T2	3	3	0	0
T3	3	3	0	0
T4	3	3	0	0
T5	3	3	0	0
T6	3	3	0	0
T13	3	3	0	0
T15	3	3	0	0
T16	3	3	0	0
T17	3	3	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	188422525	744345	0	0
T1	114937	832	0	0
T2	11986	364	0	0
T3	295380	0	0	0
T4	33353	832	0	0
T5	46015	832	0	0
T6	3297	832	0	0
T7	26329	832	0	0
T8	172970	832	0	0
T9	54637	832	0	0
T10	0	832	0	0
T13	28211	227	0	0
T14	1475	0	0	0
T15	3379	0	0	0
T16	1318	0	0	0
T17	803	0	0	0
T18	0	2535	0	0
T20	0	2815	0	0
T22	0	266	0	0
T51	0	3966	0	0
T53	0	331	0	0
T54	0	241	0	0
T55	0	84	0	0
T56	0	3666	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	188422525	744345	0	0
T1	114937	832	0	0
T2	11986	364	0	0
T3	295380	0	0	0
T4	33353	832	0	0
T5	46015	832	0	0
T6	3297	832	0	0
T7	26329	832	0	0
T8	172970	832	0	0
T9	54637	832	0	0
T10	0	832	0	0
T13	28211	227	0	0
T14	1475	0	0	0
T15	3379	0	0	0
T16	1318	0	0	0
T17	803	0	0	0
T18	0	2535	0	0
T20	0	2815	0	0
T22	0	266	0	0
T51	0	3966	0	0
T53	0	331	0	0
T54	0	241	0	0
T55	0	84	0	0
T56	0	3666	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	188422525	148840637	0	0
T1	305829	305824	0	0
T2	16723	11609	0	0
T3	337386	291818	0	0
T4	57658	33303	0	0
T5	67230	45470	0	0
T6	3313	3204	0	0
T7	52658	26329	0	0
T8	345940	172970	0	0
T9	54637	53578	0	0
T10	0	177386	0	0
T13	31579	28135	0	0
T14	2950	1368	0	0
T15	3379	2550	0	0
T16	1318	1267	0	0
T17	803	737	0	0
T18	0	62640	0	0
T19	0	128456	0	0
T20	0	97088	0	0
T22	0	3672	0	0
T51	0	89389	0	0
T52	0	1440	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	188422525	148840637	0	0
T1	305829	305824	0	0
T2	16723	11609	0	0
T3	337386	291818	0	0
T4	57658	33303	0	0
T5	67230	45470	0	0
T6	3313	3204	0	0
T7	52658	26329	0	0
T8	345940	172970	0	0
T9	54637	53578	0	0
T10	0	177386	0	0
T13	31579	28135	0	0
T14	2950	1368	0	0
T15	3379	2550	0	0
T16	1318	1267	0	0
T17	803	737	0	0
T18	0	62640	0	0
T19	0	128456	0	0
T20	0	97088	0	0
T22	0	3672	0	0
T51	0	89389	0	0
T52	0	1440	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	188422525	744345	0	0
T1	114937	832	0	0
T2	11986	364	0	0
T3	295380	0	0	0
T4	33353	832	0	0
T5	46015	832	0	0
T6	3297	832	0	0
T7	26329	832	0	0
T8	172970	832	0	0
T9	54637	832	0	0
T10	0	832	0	0
T13	28211	227	0	0
T14	1475	0	0	0
T15	3379	0	0	0
T16	1318	0	0	0
T17	803	0	0	0
T18	0	2535	0	0
T20	0	2815	0	0
T22	0	266	0	0
T51	0	3966	0	0
T53	0	331	0	0
T54	0	241	0	0
T55	0	84	0	0
T56	0	3666	0	0

LockArbDecision_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	188422525	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	188422525	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	188422525	744345	0	0
T1	114937	832	0	0
T2	11986	364	0	0
T3	295380	0	0	0
T4	33353	832	0	0
T5	46015	832	0	0
T6	3297	832	0	0
T7	26329	832	0	0
T8	172970	832	0	0
T9	54637	832	0	0
T10	0	832	0	0
T13	28211	227	0	0
T14	1475	0	0	0
T15	3379	0	0	0
T16	1318	0	0	0
T17	803	0	0	0
T18	0	2535	0	0
T20	0	2815	0	0
T22	0	266	0	0
T51	0	3966	0	0
T53	0	331	0	0
T54	0	241	0	0
T55	0	84	0	0
T56	0	3666	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	188422525	744345	0	0
T1	114937	832	0	0
T2	11986	364	0	0
T3	295380	0	0	0
T4	33353	832	0	0
T5	46015	832	0	0
T6	3297	832	0	0
T7	26329	832	0	0
T8	172970	832	0	0
T9	54637	832	0	0
T10	0	832	0	0
T13	28211	227	0	0
T14	1475	0	0	0
T15	3379	0	0	0
T16	1318	0	0	0
T17	803	0	0	0
T18	0	2535	0	0
T20	0	2815	0	0
T22	0	266	0	0
T51	0	3966	0	0
T53	0	331	0	0
T54	0	241	0	0
T55	0	84	0	0
T56	0	3666	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	188422525	744345	0	0
T1	114937	832	0	0
T2	11986	364	0	0
T3	295380	0	0	0
T4	33353	832	0	0
T5	46015	832	0	0
T6	3297	832	0	0
T7	26329	832	0	0
T8	172970	832	0	0
T9	54637	832	0	0
T10	0	832	0	0
T13	28211	227	0	0
T14	1475	0	0	0
T15	3379	0	0	0
T16	1318	0	0	0
T17	803	0	0	0
T18	0	2535	0	0
T20	0	2815	0	0
T22	0	266	0	0
T51	0	3966	0	0
T53	0	331	0	0
T54	0	241	0	0
T55	0	84	0	0
T56	0	3666	0	0

ReqStaysHighUntilGranted0_M

Name	Attempts	Real Successes	Failures	Incomplete
Total	188422525	0	0	0

RoundRobin_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	188422525	0	0	654

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	188422525	148840637	0	0
T1	305829	305824	0	0
T2	16723	11609	0	0
T3	337386	291818	0	0
T4	57658	33303	0	0
T5	67230	45470	0	0
T6	3313	3204	0	0
T7	52658	26329	0	0
T8	345940	172970	0	0
T9	54637	53578	0	0
T10	0	177386	0	0
T13	31579	28135	0	0
T14	2950	1368	0	0
T15	3379	2550	0	0
T16	1318	1267	0	0
T17	803	737	0	0
T18	0	62640	0	0
T19	0	128456	0	0
T20	0	97088	0	0
T22	0	3672	0	0
T51	0	89389	0	0
T52	0	1440	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	188422525	744345	0	0
T1	114937	832	0	0
T2	11986	364	0	0
T3	295380	0	0	0
T4	33353	832	0	0
T5	46015	832	0	0
T6	3297	832	0	0
T7	26329	832	0	0
T8	172970	832	0	0
T9	54637	832	0	0
T10	0	832	0	0
T13	28211	227	0	0
T14	1475	0	0	0
T15	3379	0	0	0
T16	1318	0	0	0
T17	803	0	0	0
T18	0	2535	0	0
T20	0	2815	0	0
T22	0	266	0	0
T51	0	3966	0	0
T53	0	331	0	0
T54	0	241	0	0
T55	0	84	0	0
T56	0	3666	0	0

Line Coverage for Instance : tb.dut.u_upload.u_arbiter.gen_arb_ppc.u_reqarb

	Line No.	Total	Covered	Percent
TOTAL		22	19	86.36
CONT_ASSIGN	55	0	0
CONT_ASSIGN	75	1	1	100.00
CONT_ASSIGN	76	1	1	100.00
ALWAYS	82	3	3	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	90	1	1	100.00
CONT_ASSIGN	92	1	1	100.00
CONT_ASSIGN	94	1	1	100.00
ALWAYS	96	5	4	80.00
ALWAYS	109	4	3	75.00
ALWAYS	124	4	3	75.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
55		unreachable
75	1	1
76	1	1
82	1	1
83	1	1
84	1	1
89	1	1
90	1	1
92	1	1
94	1	1
96	1	1
97	1	1
98	1	1
100	0	1
101	1	1
103		unreachable
			MISSING_ELSE
109	1	1
110	1	1
111	1	1
112	0	1
			MISSING_ELSE
124	1	1
125	1	1
126	1	1
127	0	1
			MISSING_ELSE

---

Cond Coverage for Instance : tb.dut.u_upload.u_arbiter.gen_arb_ppc.u_reqarb

	Total	Covered	Percent
Conditions	9	4	44.44
Logical	9	4	44.44
Non-Logical	0	0
Event	0	0

 LINE       76
 EXPRESSION (((|gen_normal_case.masked_req)) ? gen_normal_case.masked_req : req_i)
             ---------------1---------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Not Covered

 LINE       84
 EXPRESSION (gen_normal_case.ppc_out[(i - 1)] | gen_normal_case.arb_req[i])
             ----------------1---------------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Not Covered
1	0	Not Covered

 LINE       90
 EXPRESSION (ready_i ? gen_normal_case.winner : '0)
             ---1---

-1-	Status	Tests
0	Unreachable
1	Covered	T1,T2,T3

 LINE       98
 EXPRESSION (valid_o && ready_i)
             ---1---    ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T4,T6
1	0	Unreachable
1	1	Not Covered

 LINE       101
 EXPRESSION (valid_o && ((!ready_i)))
             ---1---    ------2-----

-1-	-2-	Status	Tests
0	1	Unreachable
1	0	Not Covered
1	1	Unreachable

---

Branch Coverage for Instance : tb.dut.u_upload.u_arbiter.gen_arb_ppc.u_reqarb

	Line No.	Total	Covered	Percent
Branches		10	6	60.00
TERNARY	76	2	1	50.00
TERNARY	90	1	1	100.00
IF	96	3	2	66.67
IF	126	2	1	50.00
IF	111	2	1	50.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	76	((|gen_normal_case.masked_req)) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	90	(ready_i) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Unreachable

	LineNo.	Expression
-1-:	96	if ((!rst_ni))
-2-:	98	if ((valid_o && ready_i))
-3-:	101	if ((valid_o && (!ready_i)))

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Not Covered
0	0	1	Unreachable
0	0	0	Covered	T1,T4,T6

	LineNo.	Expression
-1-:	126	if (gen_normal_case.winner[i])

Branches:

-1-	Status	Tests
1	Not Covered
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	111	if (gen_normal_case.winner[i])

Branches:

-1-	Status	Tests
1	Not Covered
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.u_upload.u_arbiter.gen_arb_ppc.u_reqarb

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	16	16	100.00	5	31.25
Cover properties	0	0		0
Cover sequences	0	0		0
Total	16	16	100.00	5	31.25

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	38967011	23911403	0	0
CheckNGreaterZero_A	654	654	0	0
GntImpliesReady_A	38967011	0	0	0
GntImpliesValid_A	38967011	0	0	0
GrantKnown_A	38967011	23911403	0	0
IdxKnown_A	38967011	23911403	0	0
IndexIsCorrect_A	38967011	0	0	0
LockArbDecision_A	38967011	0	0	0
NoReadyValidNoGrant_A	38967011	0	0	0
ReadyAndValidImplyGrant_A	38967011	0	0	0
ReqAndReadyImplyGrant_A	38967011	0	0	0
ReqImpliesValid_A	38967011	0	0	0
ReqStaysHighUntilGranted0_M	38967011	0	0	0
RoundRobin_A	38967011	0	0	0
ValidKnown_A	38967011	23911403	0	0
gen_data_port_assertion.DataFlow_A	38967011	0	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	23911403	0	0
T1	190892	190892	0	0
T2	4737	0	0	0
T3	42006	0	0	0
T4	24305	24305	0	0
T5	21215	20768	0	0
T6	16	16	0	0
T7	26329	26329	0	0
T8	172970	172970	0	0
T9	0	53578	0	0
T10	0	177386	0	0
T11	0	35782	0	0
T12	0	122	0	0
T13	3368	0	0	0
T14	1475	0	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	654	654	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T13	1	1	0	0
T15	1	1	0	0
T16	1	1	0	0
T17	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	23911403	0	0
T1	190892	190892	0	0
T2	4737	0	0	0
T3	42006	0	0	0
T4	24305	24305	0	0
T5	21215	20768	0	0
T6	16	16	0	0
T7	26329	26329	0	0
T8	172970	172970	0	0
T9	0	53578	0	0
T10	0	177386	0	0
T11	0	35782	0	0
T12	0	122	0	0
T13	3368	0	0	0
T14	1475	0	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	23911403	0	0
T1	190892	190892	0	0
T2	4737	0	0	0
T3	42006	0	0	0
T4	24305	24305	0	0
T5	21215	20768	0	0
T6	16	16	0	0
T7	26329	26329	0	0
T8	172970	172970	0	0
T9	0	53578	0	0
T10	0	177386	0	0
T11	0	35782	0	0
T12	0	122	0	0
T13	3368	0	0	0
T14	1475	0	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	0	0	0

LockArbDecision_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	0	0	0

ReqStaysHighUntilGranted0_M

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	0	0	0

RoundRobin_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	23911403	0	0
T1	190892	190892	0	0
T2	4737	0	0	0
T3	42006	0	0	0
T4	24305	24305	0	0
T5	21215	20768	0	0
T6	16	16	0	0
T7	26329	26329	0	0
T8	172970	172970	0	0
T9	0	53578	0	0
T10	0	177386	0	0
T11	0	35782	0	0
T12	0	122	0	0
T13	3368	0	0	0
T14	1475	0	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	0	0	0

Line Coverage for Instance : tb.dut.u_spi_tpm.u_arbiter.gen_arb_ppc.u_reqarb

	Line No.	Total	Covered	Percent
TOTAL		22	22	100.00
CONT_ASSIGN	55	0	0
CONT_ASSIGN	75	1	1	100.00
CONT_ASSIGN	76	1	1	100.00
ALWAYS	82	3	3	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	90	1	1	100.00
CONT_ASSIGN	92	1	1	100.00
CONT_ASSIGN	94	1	1	100.00
ALWAYS	96	5	5	100.00
ALWAYS	109	4	4	100.00
ALWAYS	124	4	4	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
55		unreachable
75	1	1
76	1	1
82	1	1
83	1	1
84	1	1
89	1	1
90	1	1
92	1	1
94	1	1
96	1	1
97	1	1
98	1	1
100	1	1
101	1	1
103		unreachable
			MISSING_ELSE
109	1	1
110	1	1
111	1	1
112	1	1
			MISSING_ELSE
124	1	1
125	1	1
126	1	1
127	1	1
			MISSING_ELSE

---

Cond Coverage for Instance : tb.dut.u_spi_tpm.u_arbiter.gen_arb_ppc.u_reqarb

	Total	Covered	Percent
Conditions	9	7	77.78
Logical	9	7	77.78
Non-Logical	0	0
Event	0	0

 LINE       76
 EXPRESSION (((|gen_normal_case.masked_req)) ? gen_normal_case.masked_req : req_i)
             ---------------1---------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Not Covered

 LINE       84
 EXPRESSION (gen_normal_case.ppc_out[(i - 1)] | gen_normal_case.arb_req[i])
             ----------------1---------------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T2,T13,T18
1	0	Covered	T2,T13,T18

 LINE       90
 EXPRESSION (ready_i ? gen_normal_case.winner : '0)
             ---1---

-1-	Status	Tests
0	Unreachable
1	Covered	T1,T2,T3

 LINE       98
 EXPRESSION (valid_o && ready_i)
             ---1---    ---2---

-1-	-2-	Status	Tests
0	1	Covered	T2,T3,T13
1	0	Unreachable
1	1	Covered	T2,T13,T18

 LINE       101
 EXPRESSION (valid_o && ((!ready_i)))
             ---1---    ------2-----

-1-	-2-	Status	Tests
0	1	Unreachable
1	0	Not Covered
1	1	Unreachable

---

Branch Coverage for Instance : tb.dut.u_spi_tpm.u_arbiter.gen_arb_ppc.u_reqarb

	Line No.	Total	Covered	Percent
Branches		10	9	90.00
TERNARY	76	2	1	50.00
TERNARY	90	1	1	100.00
IF	96	3	3	100.00
IF	126	2	2	100.00
IF	111	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	76	((|gen_normal_case.masked_req)) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	90	(ready_i) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Unreachable

	LineNo.	Expression
-1-:	96	if ((!rst_ni))
-2-:	98	if ((valid_o && ready_i))
-3-:	101	if ((valid_o && (!ready_i)))

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T2,T13,T18
0	0	1	Unreachable
0	0	0	Covered	T2,T3,T13

	LineNo.	Expression
-1-:	126	if (gen_normal_case.winner[i])

Branches:

-1-	Status	Tests
1	Covered	T2,T13,T18
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	111	if (gen_normal_case.winner[i])

Branches:

-1-	Status	Tests
1	Covered	T2,T13,T18
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.u_spi_tpm.u_arbiter.gen_arb_ppc.u_reqarb

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	16	16	100.00	12	75.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	16	16	100.00	12	75.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	38967011	14496875	0	0
CheckNGreaterZero_A	654	654	0	0
GntImpliesReady_A	38967011	261150	0	0
GntImpliesValid_A	38967011	261150	0	0
GrantKnown_A	38967011	14496875	0	0
IdxKnown_A	38967011	14496875	0	0
IndexIsCorrect_A	38967011	261150	0	0
LockArbDecision_A	38967011	0	0	0
NoReadyValidNoGrant_A	38967011	0	0	0
ReadyAndValidImplyGrant_A	38967011	261150	0	0
ReqAndReadyImplyGrant_A	38967011	261150	0	0
ReqImpliesValid_A	38967011	261150	0	0
ReqStaysHighUntilGranted0_M	38967011	0	0	0
RoundRobin_A	38967011	0	0	0
ValidKnown_A	38967011	14496875	0	0
gen_data_port_assertion.DataFlow_A	38967011	261150	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	14496875	0	0
T2	4737	4432	0	0
T3	42006	38528	0	0
T4	24305	0	0	0
T5	21215	0	0	0
T6	16	0	0	0
T7	26329	0	0	0
T8	172970	0	0	0
T9	54637	0	0	0
T13	3368	3368	0	0
T14	1475	1368	0	0
T18	0	62640	0	0
T19	0	128456	0	0
T20	0	97088	0	0
T22	0	3672	0	0
T51	0	89389	0	0
T52	0	1440	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	654	654	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T13	1	1	0	0
T15	1	1	0	0
T16	1	1	0	0
T17	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	261150	0	0
T2	4737	256	0	0
T3	42006	0	0	0
T4	24305	0	0	0
T5	21215	0	0	0
T6	16	0	0	0
T7	26329	0	0	0
T8	172970	0	0	0
T9	54637	0	0	0
T13	3368	143	0	0
T14	1475	0	0	0
T18	0	2535	0	0
T20	0	2815	0	0
T22	0	266	0	0
T51	0	3966	0	0
T53	0	331	0	0
T54	0	241	0	0
T55	0	84	0	0
T56	0	3666	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	261150	0	0
T2	4737	256	0	0
T3	42006	0	0	0
T4	24305	0	0	0
T5	21215	0	0	0
T6	16	0	0	0
T7	26329	0	0	0
T8	172970	0	0	0
T9	54637	0	0	0
T13	3368	143	0	0
T14	1475	0	0	0
T18	0	2535	0	0
T20	0	2815	0	0
T22	0	266	0	0
T51	0	3966	0	0
T53	0	331	0	0
T54	0	241	0	0
T55	0	84	0	0
T56	0	3666	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	14496875	0	0
T2	4737	4432	0	0
T3	42006	38528	0	0
T4	24305	0	0	0
T5	21215	0	0	0
T6	16	0	0	0
T7	26329	0	0	0
T8	172970	0	0	0
T9	54637	0	0	0
T13	3368	3368	0	0
T14	1475	1368	0	0
T18	0	62640	0	0
T19	0	128456	0	0
T20	0	97088	0	0
T22	0	3672	0	0
T51	0	89389	0	0
T52	0	1440	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	14496875	0	0
T2	4737	4432	0	0
T3	42006	38528	0	0
T4	24305	0	0	0
T5	21215	0	0	0
T6	16	0	0	0
T7	26329	0	0	0
T8	172970	0	0	0
T9	54637	0	0	0
T13	3368	3368	0	0
T14	1475	1368	0	0
T18	0	62640	0	0
T19	0	128456	0	0
T20	0	97088	0	0
T22	0	3672	0	0
T51	0	89389	0	0
T52	0	1440	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	261150	0	0
T2	4737	256	0	0
T3	42006	0	0	0
T4	24305	0	0	0
T5	21215	0	0	0
T6	16	0	0	0
T7	26329	0	0	0
T8	172970	0	0	0
T9	54637	0	0	0
T13	3368	143	0	0
T14	1475	0	0	0
T18	0	2535	0	0
T20	0	2815	0	0
T22	0	266	0	0
T51	0	3966	0	0
T53	0	331	0	0
T54	0	241	0	0
T55	0	84	0	0
T56	0	3666	0	0

LockArbDecision_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	261150	0	0
T2	4737	256	0	0
T3	42006	0	0	0
T4	24305	0	0	0
T5	21215	0	0	0
T6	16	0	0	0
T7	26329	0	0	0
T8	172970	0	0	0
T9	54637	0	0	0
T13	3368	143	0	0
T14	1475	0	0	0
T18	0	2535	0	0
T20	0	2815	0	0
T22	0	266	0	0
T51	0	3966	0	0
T53	0	331	0	0
T54	0	241	0	0
T55	0	84	0	0
T56	0	3666	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	261150	0	0
T2	4737	256	0	0
T3	42006	0	0	0
T4	24305	0	0	0
T5	21215	0	0	0
T6	16	0	0	0
T7	26329	0	0	0
T8	172970	0	0	0
T9	54637	0	0	0
T13	3368	143	0	0
T14	1475	0	0	0
T18	0	2535	0	0
T20	0	2815	0	0
T22	0	266	0	0
T51	0	3966	0	0
T53	0	331	0	0
T54	0	241	0	0
T55	0	84	0	0
T56	0	3666	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	261150	0	0
T2	4737	256	0	0
T3	42006	0	0	0
T4	24305	0	0	0
T5	21215	0	0	0
T6	16	0	0	0
T7	26329	0	0	0
T8	172970	0	0	0
T9	54637	0	0	0
T13	3368	143	0	0
T14	1475	0	0	0
T18	0	2535	0	0
T20	0	2815	0	0
T22	0	266	0	0
T51	0	3966	0	0
T53	0	331	0	0
T54	0	241	0	0
T55	0	84	0	0
T56	0	3666	0	0

ReqStaysHighUntilGranted0_M

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	0	0	0

RoundRobin_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	14496875	0	0
T2	4737	4432	0	0
T3	42006	38528	0	0
T4	24305	0	0	0
T5	21215	0	0	0
T6	16	0	0	0
T7	26329	0	0	0
T8	172970	0	0	0
T9	54637	0	0	0
T13	3368	3368	0	0
T14	1475	1368	0	0
T18	0	62640	0	0
T19	0	128456	0	0
T20	0	97088	0	0
T22	0	3672	0	0
T51	0	89389	0	0
T52	0	1440	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38967011	261150	0	0
T2	4737	256	0	0
T3	42006	0	0	0
T4	24305	0	0	0
T5	21215	0	0	0
T6	16	0	0	0
T7	26329	0	0	0
T8	172970	0	0	0
T9	54637	0	0	0
T13	3368	143	0	0
T14	1475	0	0	0
T18	0	2535	0	0
T20	0	2815	0	0
T22	0	266	0	0
T51	0	3966	0	0
T53	0	331	0	0
T54	0	241	0	0
T55	0	84	0	0
T56	0	3666	0	0

Line Coverage for Instance : tb.dut.u_sys_sram_arbiter.gen_arb_ppc.u_reqarb

	Line No.	Total	Covered	Percent
TOTAL		22	22	100.00
CONT_ASSIGN	55	0	0
CONT_ASSIGN	75	1	1	100.00
CONT_ASSIGN	76	1	1	100.00
ALWAYS	82	3	3	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	90	1	1	100.00
CONT_ASSIGN	92	1	1	100.00
CONT_ASSIGN	94	1	1	100.00
ALWAYS	96	5	5	100.00
ALWAYS	109	4	4	100.00
ALWAYS	124	4	4	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
55		unreachable
75	1	1
76	1	1
82	1	1
83	1	1
84	1	1
89	1	1
90	1	1
92	1	1
94	1	1
96	1	1
97	1	1
98	1	1
100	1	1
101	1	1
103		unreachable
			MISSING_ELSE
109	1	1
110	1	1
111	1	1
112	1	1
			MISSING_ELSE
124	1	1
125	1	1
126	1	1
127	1	1
			MISSING_ELSE

---

Cond Coverage for Instance : tb.dut.u_sys_sram_arbiter.gen_arb_ppc.u_reqarb

	Total	Covered	Percent
Conditions	9	8	88.89
Logical	9	8	88.89
Non-Logical	0	0
Event	0	0

 LINE       76
 EXPRESSION (((|gen_normal_case.masked_req)) ? gen_normal_case.masked_req : req_i)
             ---------------1---------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T2,T13,T18

 LINE       84
 EXPRESSION (gen_normal_case.ppc_out[(i - 1)] | gen_normal_case.arb_req[i])
             ----------------1---------------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T2,T13,T18
1	0	Covered	T1,T2,T13

 LINE       90
 EXPRESSION (ready_i ? gen_normal_case.winner : '0)
             ---1---

-1-	Status	Tests
0	Unreachable
1	Covered	T1,T2,T3

 LINE       98
 EXPRESSION (valid_o && ready_i)
             ---1---    ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Unreachable
1	1	Covered	T1,T2,T13

 LINE       101
 EXPRESSION (valid_o && ((!ready_i)))
             ---1---    ------2-----

-1-	-2-	Status	Tests
0	1	Unreachable
1	0	Not Covered
1	1	Unreachable

---

Branch Coverage for Instance : tb.dut.u_sys_sram_arbiter.gen_arb_ppc.u_reqarb

	Line No.	Total	Covered	Percent
Branches		10	10	100.00
TERNARY	76	2	2	100.00
TERNARY	90	1	1	100.00
IF	96	3	3	100.00
IF	126	2	2	100.00
IF	111	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	76	((|gen_normal_case.masked_req)) ? 

Branches:

-1-	Status	Tests
1	Covered	T2,T13,T18
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	90	(ready_i) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Unreachable

	LineNo.	Expression
-1-:	96	if ((!rst_ni))
-2-:	98	if ((valid_o && ready_i))
-3-:	101	if ((valid_o && (!ready_i)))

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T2,T13
0	0	1	Unreachable
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	126	if (gen_normal_case.winner[i])

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T13
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	111	if (gen_normal_case.winner[i])

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T13
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.u_sys_sram_arbiter.gen_arb_ppc.u_reqarb

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	16	16	100.00	12	75.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	16	16	100.00	12	75.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	110488503	110432359	0	0
CheckNGreaterZero_A	654	654	0	0
GntImpliesReady_A	110488503	483195	0	0
GntImpliesValid_A	110488503	483195	0	0
GrantKnown_A	110488503	110432359	0	0
IdxKnown_A	110488503	110432359	0	0
IndexIsCorrect_A	110488503	483195	0	0
LockArbDecision_A	110488503	0	0	0
NoReadyValidNoGrant_A	110488503	0	0	0
ReadyAndValidImplyGrant_A	110488503	483195	0	0
ReqAndReadyImplyGrant_A	110488503	483195	0	0
ReqImpliesValid_A	110488503	483195	0	0
ReqStaysHighUntilGranted0_M	110488503	0	0	0
RoundRobin_A	110488503	0	0	654
ValidKnown_A	110488503	110432359	0	0
gen_data_port_assertion.DataFlow_A	110488503	483195	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	110488503	110432359	0	0
T1	114937	114932	0	0
T2	7249	7177	0	0
T3	253374	253290	0	0
T4	9048	8998	0	0
T5	24800	24702	0	0
T6	3281	3188	0	0
T13	24843	24767	0	0
T15	3379	2550	0	0
T16	1318	1267	0	0
T17	803	737	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	654	654	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T13	1	1	0	0
T15	1	1	0	0
T16	1	1	0	0
T17	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	110488503	483195	0	0
T1	114937	832	0	0
T2	7249	108	0	0
T3	253374	0	0	0
T4	9048	832	0	0
T5	24800	832	0	0
T6	3281	832	0	0
T7	0	832	0	0
T8	0	832	0	0
T9	0	832	0	0
T10	0	832	0	0
T13	24843	84	0	0
T15	3379	0	0	0
T16	1318	0	0	0
T17	803	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	110488503	483195	0	0
T1	114937	832	0	0
T2	7249	108	0	0
T3	253374	0	0	0
T4	9048	832	0	0
T5	24800	832	0	0
T6	3281	832	0	0
T7	0	832	0	0
T8	0	832	0	0
T9	0	832	0	0
T10	0	832	0	0
T13	24843	84	0	0
T15	3379	0	0	0
T16	1318	0	0	0
T17	803	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	110488503	110432359	0	0
T1	114937	114932	0	0
T2	7249	7177	0	0
T3	253374	253290	0	0
T4	9048	8998	0	0
T5	24800	24702	0	0
T6	3281	3188	0	0
T13	24843	24767	0	0
T15	3379	2550	0	0
T16	1318	1267	0	0
T17	803	737	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	110488503	110432359	0	0
T1	114937	114932	0	0
T2	7249	7177	0	0
T3	253374	253290	0	0
T4	9048	8998	0	0
T5	24800	24702	0	0
T6	3281	3188	0	0
T13	24843	24767	0	0
T15	3379	2550	0	0
T16	1318	1267	0	0
T17	803	737	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	110488503	483195	0	0
T1	114937	832	0	0
T2	7249	108	0	0
T3	253374	0	0	0
T4	9048	832	0	0
T5	24800	832	0	0
T6	3281	832	0	0
T7	0	832	0	0
T8	0	832	0	0
T9	0	832	0	0
T10	0	832	0	0
T13	24843	84	0	0
T15	3379	0	0	0
T16	1318	0	0	0
T17	803	0	0	0

LockArbDecision_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	110488503	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	110488503	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	110488503	483195	0	0
T1	114937	832	0	0
T2	7249	108	0	0
T3	253374	0	0	0
T4	9048	832	0	0
T5	24800	832	0	0
T6	3281	832	0	0
T7	0	832	0	0
T8	0	832	0	0
T9	0	832	0	0
T10	0	832	0	0
T13	24843	84	0	0
T15	3379	0	0	0
T16	1318	0	0	0
T17	803	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	110488503	483195	0	0
T1	114937	832	0	0
T2	7249	108	0	0
T3	253374	0	0	0
T4	9048	832	0	0
T5	24800	832	0	0
T6	3281	832	0	0
T7	0	832	0	0
T8	0	832	0	0
T9	0	832	0	0
T10	0	832	0	0
T13	24843	84	0	0
T15	3379	0	0	0
T16	1318	0	0	0
T17	803	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	110488503	483195	0	0
T1	114937	832	0	0
T2	7249	108	0	0
T3	253374	0	0	0
T4	9048	832	0	0
T5	24800	832	0	0
T6	3281	832	0	0
T7	0	832	0	0
T8	0	832	0	0
T9	0	832	0	0
T10	0	832	0	0
T13	24843	84	0	0
T15	3379	0	0	0
T16	1318	0	0	0
T17	803	0	0	0

ReqStaysHighUntilGranted0_M

Name	Attempts	Real Successes	Failures	Incomplete
Total	110488503	0	0	0

RoundRobin_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	110488503	0	0	654

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	110488503	110432359	0	0
T1	114937	114932	0	0
T2	7249	7177	0	0
T3	253374	253290	0	0
T4	9048	8998	0	0
T5	24800	24702	0	0
T6	3281	3188	0	0
T13	24843	24767	0	0
T15	3379	2550	0	0
T16	1318	1267	0	0
T17	803	737	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	110488503	483195	0	0
T1	114937	832	0	0
T2	7249	108	0	0
T3	253374	0	0	0
T4	9048	832	0	0
T5	24800	832	0	0
T6	3281	832	0	0
T7	0	832	0	0
T8	0	832	0	0
T9	0	832	0	0
T10	0	832	0	0
T13	24843	84	0	0
T15	3379	0	0	0
T16	1318	0	0	0
T17	803	0	0	0