Unified Coverage Report :: Module :: prim_generic_ram_1r1w

Module : prim_generic_ram_1r1w

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic	100.00	100.00				100.00	100.00
tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic	100.00	100.00				100.00	100.00

---

Module Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_mem

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_mem

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Module : prim_generic_ram_1r1w

	Line No.	Total	Covered	Percent
TOTAL		11	11	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
ALWAYS	66	4	4	100.00
ALWAYS	77	2	2	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
45	1	1
54	4	4
66	1	1
67	1	1
68	1	1
69	1	1
			MISSING_ELSE
			MISSING_ELSE
77	1	1
78	1	1
			MISSING_ELSE

---

Branch Coverage for Module : prim_generic_ram_1r1w

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
IF	66	2	2	100.00
IF	77	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	66	if (a_req_i)

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	77	if (b_req_i)

Branches:

-1-	Status	Tests
1	Covered	T2,T3,T4
0	Covered	T1,T2,T3

---

Assert Coverage for Module : prim_generic_ram_1r1w

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	4	4	100.00	4	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	4	4	100.00	4	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
gen_wmask[0].MaskCheckPortA_A	161440141	560934	0	0
gen_wmask[1].MaskCheckPortA_A	161440141	560934	0	0
gen_wmask[2].MaskCheckPortA_A	161440141	560934	0	0
gen_wmask[3].MaskCheckPortA_A	161440141	560934	0	0

gen_wmask[0].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	161440141	560934	0	0
T1	20362	832	0	0
T2	77484	832	0	0
T3	20076	166	0	0
T4	337295	832	0	0
T5	3726	832	0	0
T6	866373	832	0	0
T7	12488	832	0	0
T8	96	832	0	0
T12	47091	333	0	0
T13	784181	6616	0	0
T14	12695	0	0	0
T15	1573	0	0	0
T17	0	4104	0	0
T18	0	448	0	0
T19	0	79	0	0
T59	0	4483	0	0
T60	0	242	0	0
T61	0	886	0	0
T62	0	69	0	0

gen_wmask[1].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	161440141	560934	0	0
T1	20362	832	0	0
T2	77484	832	0	0
T3	20076	166	0	0
T4	337295	832	0	0
T5	3726	832	0	0
T6	866373	832	0	0
T7	12488	832	0	0
T8	96	832	0	0
T12	47091	333	0	0
T13	784181	6616	0	0
T14	12695	0	0	0
T15	1573	0	0	0
T17	0	4104	0	0
T18	0	448	0	0
T19	0	79	0	0
T59	0	4483	0	0
T60	0	242	0	0
T61	0	886	0	0
T62	0	69	0	0

gen_wmask[2].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	161440141	560934	0	0
T1	20362	832	0	0
T2	77484	832	0	0
T3	20076	166	0	0
T4	337295	832	0	0
T5	3726	832	0	0
T6	866373	832	0	0
T7	12488	832	0	0
T8	96	832	0	0
T12	47091	333	0	0
T13	784181	6616	0	0
T14	12695	0	0	0
T15	1573	0	0	0
T17	0	4104	0	0
T18	0	448	0	0
T19	0	79	0	0
T59	0	4483	0	0
T60	0	242	0	0
T61	0	886	0	0
T62	0	69	0	0

gen_wmask[3].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	161440141	560934	0	0
T1	20362	832	0	0
T2	77484	832	0	0
T3	20076	166	0	0
T4	337295	832	0	0
T5	3726	832	0	0
T6	866373	832	0	0
T7	12488	832	0	0
T8	96	832	0	0
T12	47091	333	0	0
T13	784181	6616	0	0
T14	12695	0	0	0
T15	1573	0	0	0
T17	0	4104	0	0
T18	0	448	0	0
T19	0	79	0	0
T59	0	4483	0	0
T60	0	242	0	0
T61	0	886	0	0
T62	0	69	0	0

Line Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic

	Line No.	Total	Covered	Percent
TOTAL		11	11	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
ALWAYS	66	4	4	100.00
ALWAYS	77	2	2	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
45	1	1
54	4	4
66	1	1
67	1	1
68	1	1
69	1	1
			==> MISSING_ELSE
			MISSING_ELSE
77	1	1
78	1	1
			MISSING_ELSE

---

Branch Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
IF	66	2	2	100.00
IF	77	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	66	if (a_req_i)

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	77	if (b_req_i)

Branches:

-1-	Status	Tests
1	Covered	T2,T3,T4
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	4	4	100.00	4	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	4	4	100.00	4	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
gen_wmask[0].MaskCheckPortA_A	122483058	409084	0	0
gen_wmask[1].MaskCheckPortA_A	122483058	409084	0	0
gen_wmask[2].MaskCheckPortA_A	122483058	409084	0	0
gen_wmask[3].MaskCheckPortA_A	122483058	409084	0	0

gen_wmask[0].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	122483058	409084	0	0
T1	20362	832	0	0
T2	77484	832	0	0
T3	16900	33	0	0
T4	117542	832	0	0
T5	3638	832	0	0
T6	693701	832	0	0
T7	0	832	0	0
T8	0	832	0	0
T12	41309	83	0	0
T13	589735	2396	0	0
T14	11490	0	0	0
T15	1501	0	0	0

gen_wmask[1].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	122483058	409084	0	0
T1	20362	832	0	0
T2	77484	832	0	0
T3	16900	33	0	0
T4	117542	832	0	0
T5	3638	832	0	0
T6	693701	832	0	0
T7	0	832	0	0
T8	0	832	0	0
T12	41309	83	0	0
T13	589735	2396	0	0
T14	11490	0	0	0
T15	1501	0	0	0

gen_wmask[2].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	122483058	409084	0	0
T1	20362	832	0	0
T2	77484	832	0	0
T3	16900	33	0	0
T4	117542	832	0	0
T5	3638	832	0	0
T6	693701	832	0	0
T7	0	832	0	0
T8	0	832	0	0
T12	41309	83	0	0
T13	589735	2396	0	0
T14	11490	0	0	0
T15	1501	0	0	0

gen_wmask[3].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	122483058	409084	0	0
T1	20362	832	0	0
T2	77484	832	0	0
T3	16900	33	0	0
T4	117542	832	0	0
T5	3638	832	0	0
T6	693701	832	0	0
T7	0	832	0	0
T8	0	832	0	0
T12	41309	83	0	0
T13	589735	2396	0	0
T14	11490	0	0	0
T15	1501	0	0	0

Line Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic

	Line No.	Total	Covered	Percent
TOTAL		11	11	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
ALWAYS	66	4	4	100.00
ALWAYS	77	2	2	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
45	1	1
54	4	4
66	1	1
67	1	1
68	1	1
69	1	1
			MISSING_ELSE
			MISSING_ELSE
77	1	1
78	1	1
			MISSING_ELSE

---

Branch Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
IF	66	2	2	100.00
IF	77	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	66	if (a_req_i)

Branches:

-1-	Status	Tests
1	Covered	T3,T12,T13
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	77	if (b_req_i)

Branches:

-1-	Status	Tests
1	Covered	T3,T12,T13
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	4	4	100.00	4	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	4	4	100.00	4	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
gen_wmask[0].MaskCheckPortA_A	38957083	151850	0	0
gen_wmask[1].MaskCheckPortA_A	38957083	151850	0	0
gen_wmask[2].MaskCheckPortA_A	38957083	151850	0	0
gen_wmask[3].MaskCheckPortA_A	38957083	151850	0	0

gen_wmask[0].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38957083	151850	0	0
T3	3176	133	0	0
T4	219753	0	0	0
T5	88	0	0	0
T6	172672	0	0	0
T7	12488	0	0	0
T8	96	0	0	0
T12	5782	250	0	0
T13	194446	4220	0	0
T14	1205	0	0	0
T15	72	0	0	0
T17	0	4104	0	0
T18	0	448	0	0
T19	0	79	0	0
T59	0	4483	0	0
T60	0	242	0	0
T61	0	886	0	0
T62	0	69	0	0

gen_wmask[1].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38957083	151850	0	0
T3	3176	133	0	0
T4	219753	0	0	0
T5	88	0	0	0
T6	172672	0	0	0
T7	12488	0	0	0
T8	96	0	0	0
T12	5782	250	0	0
T13	194446	4220	0	0
T14	1205	0	0	0
T15	72	0	0	0
T17	0	4104	0	0
T18	0	448	0	0
T19	0	79	0	0
T59	0	4483	0	0
T60	0	242	0	0
T61	0	886	0	0
T62	0	69	0	0

gen_wmask[2].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38957083	151850	0	0
T3	3176	133	0	0
T4	219753	0	0	0
T5	88	0	0	0
T6	172672	0	0	0
T7	12488	0	0	0
T8	96	0	0	0
T12	5782	250	0	0
T13	194446	4220	0	0
T14	1205	0	0	0
T15	72	0	0	0
T17	0	4104	0	0
T18	0	448	0	0
T19	0	79	0	0
T59	0	4483	0	0
T60	0	242	0	0
T61	0	886	0	0
T62	0	69	0	0

gen_wmask[3].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	38957083	151850	0	0
T3	3176	133	0	0
T4	219753	0	0	0
T5	88	0	0	0
T6	172672	0	0	0
T7	12488	0	0	0
T8	96	0	0	0
T12	5782	250	0	0
T13	194446	4220	0	0
T14	1205	0	0	0
T15	72	0	0	0
T17	0	4104	0	0
T18	0	448	0	0
T19	0	79	0	0
T59	0	4483	0	0
T60	0	242	0	0
T61	0	886	0	0
T62	0	69	0	0