Unified Coverage Report :: Module :: prim_generic_ram_1r1w

Module : prim_generic_ram_1r1w

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic	100.00	100.00				100.00	100.00
tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic	100.00	100.00				100.00	100.00

---

Module Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_mem

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_mem

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Module : prim_generic_ram_1r1w

	Line No.	Total	Covered	Percent
TOTAL		11	11	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
ALWAYS	66	4	4	100.00
ALWAYS	77	2	2	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
45	1	1
54	4	4
66	1	1
67	1	1
68	1	1
69	1	1
			MISSING_ELSE
			MISSING_ELSE
77	1	1
78	1	1
			MISSING_ELSE

---

Branch Coverage for Module : prim_generic_ram_1r1w

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
IF	66	2	2	100.00
IF	77	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	66	if (a_req_i)

Branches:

-1-	Status	Tests
1	Covered	T2,T3,T4
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	77	if (b_req_i)

Branches:

-1-	Status	Tests
1	Covered	T2,T3,T4
0	Covered	T1,T2,T3

---

Assert Coverage for Module : prim_generic_ram_1r1w

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	4	4	100.00	4	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	4	4	100.00	4	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
gen_wmask[0].MaskCheckPortA_A	508815059	2777167	0	0
gen_wmask[1].MaskCheckPortA_A	508815059	2777167	0	0
gen_wmask[2].MaskCheckPortA_A	508815059	2777167	0	0
gen_wmask[3].MaskCheckPortA_A	508815059	2777167	0	0

gen_wmask[0].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	508815059	2777167	0	0
T2	632497	1668	0	0
T3	3971	48	0	0
T4	427653	18417	0	0
T5	2501	0	0	0
T6	150702	832	0	0
T7	1547	0	0	0
T8	2810	832	0	0
T9	88793	832	0	0
T10	1282	0	0	0
T11	1279301	15753	0	0
T12	57858	832	0	0
T13	944704	16986	0	0
T14	450350	14563	0	0
T15	0	9074	0	0
T16	0	2013	0	0
T22	0	5231	0	0
T23	0	3227	0	0

gen_wmask[1].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	508815059	2777167	0	0
T2	632497	1668	0	0
T3	3971	48	0	0
T4	427653	18417	0	0
T5	2501	0	0	0
T6	150702	832	0	0
T7	1547	0	0	0
T8	2810	832	0	0
T9	88793	832	0	0
T10	1282	0	0	0
T11	1279301	15753	0	0
T12	57858	832	0	0
T13	944704	16986	0	0
T14	450350	14563	0	0
T15	0	9074	0	0
T16	0	2013	0	0
T22	0	5231	0	0
T23	0	3227	0	0

gen_wmask[2].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	508815059	2777167	0	0
T2	632497	1668	0	0
T3	3971	48	0	0
T4	427653	18417	0	0
T5	2501	0	0	0
T6	150702	832	0	0
T7	1547	0	0	0
T8	2810	832	0	0
T9	88793	832	0	0
T10	1282	0	0	0
T11	1279301	15753	0	0
T12	57858	832	0	0
T13	944704	16986	0	0
T14	450350	14563	0	0
T15	0	9074	0	0
T16	0	2013	0	0
T22	0	5231	0	0
T23	0	3227	0	0

gen_wmask[3].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	508815059	2777167	0	0
T2	632497	1668	0	0
T3	3971	48	0	0
T4	427653	18417	0	0
T5	2501	0	0	0
T6	150702	832	0	0
T7	1547	0	0	0
T8	2810	832	0	0
T9	88793	832	0	0
T10	1282	0	0	0
T11	1279301	15753	0	0
T12	57858	832	0	0
T13	944704	16986	0	0
T14	450350	14563	0	0
T15	0	9074	0	0
T16	0	2013	0	0
T22	0	5231	0	0
T23	0	3227	0	0

Line Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic

	Line No.	Total	Covered	Percent
TOTAL		11	11	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
ALWAYS	66	4	4	100.00
ALWAYS	77	2	2	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
45	1	1
54	4	4
66	1	1
67	1	1
68	1	1
69	1	1
			==> MISSING_ELSE
			MISSING_ELSE
77	1	1
78	1	1
			MISSING_ELSE

---

Branch Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
IF	66	2	2	100.00
IF	77	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	66	if (a_req_i)

Branches:

-1-	Status	Tests
1	Covered	T2,T3,T4
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	77	if (b_req_i)

Branches:

-1-	Status	Tests
1	Covered	T2,T3,T4
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	4	4	100.00	4	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	4	4	100.00	4	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
gen_wmask[0].MaskCheckPortA_A	380134015	1831172	0	0
gen_wmask[1].MaskCheckPortA_A	380134015	1831172	0	0
gen_wmask[2].MaskCheckPortA_A	380134015	1831172	0	0
gen_wmask[3].MaskCheckPortA_A	380134015	1831172	0	0

gen_wmask[0].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	380134015	1831172	0	0
T2	544690	1664	0	0
T3	2323	39	0	0
T4	322640	12715	0	0
T5	2141	0	0	0
T6	79352	832	0	0
T7	1547	0	0	0
T8	2810	832	0	0
T9	60405	832	0	0
T10	1282	0	0	0
T11	480046	9577	0	0
T12	0	832	0	0
T13	0	12213	0	0
T14	0	8769	0	0

gen_wmask[1].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	380134015	1831172	0	0
T2	544690	1664	0	0
T3	2323	39	0	0
T4	322640	12715	0	0
T5	2141	0	0	0
T6	79352	832	0	0
T7	1547	0	0	0
T8	2810	832	0	0
T9	60405	832	0	0
T10	1282	0	0	0
T11	480046	9577	0	0
T12	0	832	0	0
T13	0	12213	0	0
T14	0	8769	0	0

gen_wmask[2].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	380134015	1831172	0	0
T2	544690	1664	0	0
T3	2323	39	0	0
T4	322640	12715	0	0
T5	2141	0	0	0
T6	79352	832	0	0
T7	1547	0	0	0
T8	2810	832	0	0
T9	60405	832	0	0
T10	1282	0	0	0
T11	480046	9577	0	0
T12	0	832	0	0
T13	0	12213	0	0
T14	0	8769	0	0

gen_wmask[3].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	380134015	1831172	0	0
T2	544690	1664	0	0
T3	2323	39	0	0
T4	322640	12715	0	0
T5	2141	0	0	0
T6	79352	832	0	0
T7	1547	0	0	0
T8	2810	832	0	0
T9	60405	832	0	0
T10	1282	0	0	0
T11	480046	9577	0	0
T12	0	832	0	0
T13	0	12213	0	0
T14	0	8769	0	0

Line Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic

	Line No.	Total	Covered	Percent
TOTAL		11	11	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
ALWAYS	66	4	4	100.00
ALWAYS	77	2	2	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
45	1	1
54	4	4
66	1	1
67	1	1
68	1	1
69	1	1
			MISSING_ELSE
			MISSING_ELSE
77	1	1
78	1	1
			MISSING_ELSE

---

Branch Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
IF	66	2	2	100.00
IF	77	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	66	if (a_req_i)

Branches:

-1-	Status	Tests
1	Covered	T2,T3,T4
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	77	if (b_req_i)

Branches:

-1-	Status	Tests
1	Covered	T2,T3,T4
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	4	4	100.00	4	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	4	4	100.00	4	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
gen_wmask[0].MaskCheckPortA_A	128681044	945995	0	0
gen_wmask[1].MaskCheckPortA_A	128681044	945995	0	0
gen_wmask[2].MaskCheckPortA_A	128681044	945995	0	0
gen_wmask[3].MaskCheckPortA_A	128681044	945995	0	0

gen_wmask[0].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	128681044	945995	0	0
T2	87807	4	0	0
T3	1648	9	0	0
T4	105013	5702	0	0
T5	360	0	0	0
T6	71350	0	0	0
T9	28388	0	0	0
T11	799255	6176	0	0
T12	57858	0	0	0
T13	944704	4773	0	0
T14	450350	5794	0	0
T15	0	9074	0	0
T16	0	2013	0	0
T22	0	5231	0	0
T23	0	3227	0	0

gen_wmask[1].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	128681044	945995	0	0
T2	87807	4	0	0
T3	1648	9	0	0
T4	105013	5702	0	0
T5	360	0	0	0
T6	71350	0	0	0
T9	28388	0	0	0
T11	799255	6176	0	0
T12	57858	0	0	0
T13	944704	4773	0	0
T14	450350	5794	0	0
T15	0	9074	0	0
T16	0	2013	0	0
T22	0	5231	0	0
T23	0	3227	0	0

gen_wmask[2].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	128681044	945995	0	0
T2	87807	4	0	0
T3	1648	9	0	0
T4	105013	5702	0	0
T5	360	0	0	0
T6	71350	0	0	0
T9	28388	0	0	0
T11	799255	6176	0	0
T12	57858	0	0	0
T13	944704	4773	0	0
T14	450350	5794	0	0
T15	0	9074	0	0
T16	0	2013	0	0
T22	0	5231	0	0
T23	0	3227	0	0

gen_wmask[3].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	128681044	945995	0	0
T2	87807	4	0	0
T3	1648	9	0	0
T4	105013	5702	0	0
T5	360	0	0	0
T6	71350	0	0	0
T9	28388	0	0	0
T11	799255	6176	0	0
T12	57858	0	0	0
T13	944704	4773	0	0
T14	450350	5794	0	0
T15	0	9074	0	0
T16	0	2013	0	0
T22	0	5231	0	0
T23	0	3227	0	0