Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.09 98.30 94.11 98.61 89.36 97.16 95.84 99.25


Total test records in report: 1081
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html

T97 /workspace/coverage/default/10.spi_device_upload.249952106 Jun 07 07:51:19 PM PDT 24 Jun 07 07:51:31 PM PDT 24 27733690156 ps
T810 /workspace/coverage/default/23.spi_device_csb_read.1636588128 Jun 07 07:52:48 PM PDT 24 Jun 07 07:52:50 PM PDT 24 22457376 ps
T811 /workspace/coverage/default/45.spi_device_tpm_read_hw_reg.3139796763 Jun 07 07:55:16 PM PDT 24 Jun 07 07:55:19 PM PDT 24 554548010 ps
T812 /workspace/coverage/default/30.spi_device_alert_test.3748588472 Jun 07 07:53:52 PM PDT 24 Jun 07 07:53:55 PM PDT 24 14399775 ps
T299 /workspace/coverage/default/46.spi_device_flash_and_tpm_min_idle.2276937239 Jun 07 07:55:26 PM PDT 24 Jun 07 08:00:23 PM PDT 24 25691621918 ps
T813 /workspace/coverage/default/13.spi_device_tpm_all.3887155771 Jun 07 07:51:37 PM PDT 24 Jun 07 07:52:14 PM PDT 24 9323388743 ps
T814 /workspace/coverage/default/20.spi_device_flash_and_tpm.4033440885 Jun 07 07:52:41 PM PDT 24 Jun 07 07:55:33 PM PDT 24 21271494548 ps
T815 /workspace/coverage/default/15.spi_device_tpm_sts_read.328928424 Jun 07 07:52:01 PM PDT 24 Jun 07 07:52:05 PM PDT 24 78749687 ps
T816 /workspace/coverage/default/38.spi_device_pass_cmd_filtering.578203065 Jun 07 07:54:35 PM PDT 24 Jun 07 07:54:48 PM PDT 24 6267777841 ps
T817 /workspace/coverage/default/43.spi_device_cfg_cmd.2009199620 Jun 07 07:55:09 PM PDT 24 Jun 07 07:55:15 PM PDT 24 686685529 ps
T818 /workspace/coverage/default/24.spi_device_read_buffer_direct.242611839 Jun 07 07:53:01 PM PDT 24 Jun 07 07:53:06 PM PDT 24 3310575810 ps
T819 /workspace/coverage/default/42.spi_device_tpm_read_hw_reg.3410696392 Jun 07 07:54:57 PM PDT 24 Jun 07 07:55:25 PM PDT 24 8373000469 ps
T820 /workspace/coverage/default/39.spi_device_tpm_sts_read.731400822 Jun 07 07:54:43 PM PDT 24 Jun 07 07:54:45 PM PDT 24 33150052 ps
T821 /workspace/coverage/default/48.spi_device_upload.2244119582 Jun 07 07:55:35 PM PDT 24 Jun 07 07:55:49 PM PDT 24 32343198677 ps
T822 /workspace/coverage/default/17.spi_device_pass_addr_payload_swap.1759328831 Jun 07 07:52:12 PM PDT 24 Jun 07 07:52:19 PM PDT 24 1234531834 ps
T823 /workspace/coverage/default/30.spi_device_tpm_sts_read.1769815424 Jun 07 07:53:40 PM PDT 24 Jun 07 07:53:44 PM PDT 24 62250019 ps
T824 /workspace/coverage/default/28.spi_device_flash_and_tpm_min_idle.2985475011 Jun 07 07:53:32 PM PDT 24 Jun 07 07:54:09 PM PDT 24 4244686117 ps
T825 /workspace/coverage/default/30.spi_device_intercept.1898538474 Jun 07 07:53:41 PM PDT 24 Jun 07 07:53:51 PM PDT 24 1131120210 ps
T826 /workspace/coverage/default/38.spi_device_tpm_all.1812301416 Jun 07 07:54:36 PM PDT 24 Jun 07 07:55:19 PM PDT 24 18410101797 ps
T827 /workspace/coverage/default/31.spi_device_read_buffer_direct.550669687 Jun 07 07:53:51 PM PDT 24 Jun 07 07:53:59 PM PDT 24 975502468 ps
T828 /workspace/coverage/default/38.spi_device_tpm_read_hw_reg.217326878 Jun 07 07:54:37 PM PDT 24 Jun 07 07:54:47 PM PDT 24 3832495214 ps
T829 /workspace/coverage/default/31.spi_device_tpm_rw.4261836233 Jun 07 07:53:52 PM PDT 24 Jun 07 07:53:55 PM PDT 24 80465036 ps
T830 /workspace/coverage/default/31.spi_device_cfg_cmd.345951958 Jun 07 07:53:51 PM PDT 24 Jun 07 07:53:58 PM PDT 24 247733390 ps
T831 /workspace/coverage/default/6.spi_device_pass_cmd_filtering.1078068396 Jun 07 07:50:35 PM PDT 24 Jun 07 07:50:41 PM PDT 24 665043660 ps
T832 /workspace/coverage/default/15.spi_device_pass_cmd_filtering.661890228 Jun 07 07:52:02 PM PDT 24 Jun 07 07:52:08 PM PDT 24 251517698 ps
T833 /workspace/coverage/default/17.spi_device_flash_all.329471440 Jun 07 07:52:12 PM PDT 24 Jun 07 07:53:38 PM PDT 24 13870442160 ps
T834 /workspace/coverage/default/3.spi_device_flash_all.649835050 Jun 07 07:50:11 PM PDT 24 Jun 07 07:56:11 PM PDT 24 57365041948 ps
T835 /workspace/coverage/default/37.spi_device_cfg_cmd.1669524325 Jun 07 07:54:36 PM PDT 24 Jun 07 07:54:40 PM PDT 24 118409921 ps
T836 /workspace/coverage/default/11.spi_device_stress_all.1055800219 Jun 07 07:51:23 PM PDT 24 Jun 07 07:52:19 PM PDT 24 13964057158 ps
T837 /workspace/coverage/default/12.spi_device_tpm_sts_read.2589055021 Jun 07 07:51:27 PM PDT 24 Jun 07 07:51:28 PM PDT 24 40384257 ps
T838 /workspace/coverage/default/3.spi_device_tpm_sts_read.1550950407 Jun 07 07:50:11 PM PDT 24 Jun 07 07:50:15 PM PDT 24 195345082 ps
T839 /workspace/coverage/default/16.spi_device_cfg_cmd.3516508476 Jun 07 07:52:02 PM PDT 24 Jun 07 07:52:08 PM PDT 24 117098835 ps
T840 /workspace/coverage/default/8.spi_device_stress_all.3640620912 Jun 07 07:51:09 PM PDT 24 Jun 07 07:51:12 PM PDT 24 44679802 ps
T841 /workspace/coverage/default/32.spi_device_flash_and_tpm_min_idle.2451172190 Jun 07 07:54:00 PM PDT 24 Jun 07 07:54:59 PM PDT 24 5569906265 ps
T842 /workspace/coverage/default/2.spi_device_flash_mode.2332551499 Jun 07 07:50:12 PM PDT 24 Jun 07 07:50:36 PM PDT 24 5700950759 ps
T843 /workspace/coverage/default/33.spi_device_cfg_cmd.1123026558 Jun 07 07:53:58 PM PDT 24 Jun 07 07:54:02 PM PDT 24 206193031 ps
T844 /workspace/coverage/default/49.spi_device_mailbox.695312724 Jun 07 07:55:44 PM PDT 24 Jun 07 07:56:15 PM PDT 24 8730004782 ps
T845 /workspace/coverage/default/31.spi_device_pass_addr_payload_swap.3041626665 Jun 07 07:53:53 PM PDT 24 Jun 07 07:53:58 PM PDT 24 413180290 ps
T846 /workspace/coverage/default/37.spi_device_tpm_all.4134380727 Jun 07 07:54:26 PM PDT 24 Jun 07 07:55:08 PM PDT 24 84817383649 ps
T847 /workspace/coverage/default/22.spi_device_alert_test.928191227 Jun 07 07:52:54 PM PDT 24 Jun 07 07:52:55 PM PDT 24 14373678 ps
T848 /workspace/coverage/default/0.spi_device_flash_and_tpm.1886949011 Jun 07 07:49:46 PM PDT 24 Jun 07 07:54:11 PM PDT 24 28383379148 ps
T849 /workspace/coverage/default/44.spi_device_read_buffer_direct.2135201062 Jun 07 07:55:17 PM PDT 24 Jun 07 07:55:27 PM PDT 24 2177045221 ps
T850 /workspace/coverage/default/40.spi_device_intercept.4158175166 Jun 07 07:54:48 PM PDT 24 Jun 07 07:55:02 PM PDT 24 5266153189 ps
T181 /workspace/coverage/default/31.spi_device_upload.3058892349 Jun 07 07:53:51 PM PDT 24 Jun 07 07:54:05 PM PDT 24 9048606462 ps
T851 /workspace/coverage/default/20.spi_device_tpm_sts_read.1852413478 Jun 07 07:52:34 PM PDT 24 Jun 07 07:52:36 PM PDT 24 86998711 ps
T852 /workspace/coverage/default/43.spi_device_read_buffer_direct.1613663810 Jun 07 07:55:08 PM PDT 24 Jun 07 07:55:14 PM PDT 24 142339794 ps
T853 /workspace/coverage/default/28.spi_device_csb_read.2834838426 Jun 07 07:53:29 PM PDT 24 Jun 07 07:53:34 PM PDT 24 20776360 ps
T854 /workspace/coverage/default/29.spi_device_tpm_sts_read.1758624606 Jun 07 07:53:42 PM PDT 24 Jun 07 07:53:46 PM PDT 24 214377163 ps
T855 /workspace/coverage/default/7.spi_device_mailbox.2196990925 Jun 07 07:51:08 PM PDT 24 Jun 07 07:52:01 PM PDT 24 5155549042 ps
T856 /workspace/coverage/default/49.spi_device_pass_cmd_filtering.1191096370 Jun 07 07:55:44 PM PDT 24 Jun 07 07:55:53 PM PDT 24 6691724422 ps
T857 /workspace/coverage/default/44.spi_device_flash_all.2665824223 Jun 07 07:55:18 PM PDT 24 Jun 07 07:56:08 PM PDT 24 2835660053 ps
T858 /workspace/coverage/default/16.spi_device_flash_mode.972546449 Jun 07 07:52:00 PM PDT 24 Jun 07 07:52:20 PM PDT 24 9645087990 ps
T859 /workspace/coverage/default/16.spi_device_read_buffer_direct.3228179734 Jun 07 07:52:01 PM PDT 24 Jun 07 07:52:11 PM PDT 24 3084352637 ps
T860 /workspace/coverage/default/26.spi_device_flash_mode.710461624 Jun 07 07:53:21 PM PDT 24 Jun 07 07:53:29 PM PDT 24 85983642 ps
T861 /workspace/coverage/default/35.spi_device_tpm_sts_read.202464592 Jun 07 07:54:11 PM PDT 24 Jun 07 07:54:13 PM PDT 24 97509503 ps
T862 /workspace/coverage/default/10.spi_device_read_buffer_direct.3846866487 Jun 07 07:51:19 PM PDT 24 Jun 07 07:51:28 PM PDT 24 773874659 ps
T132 /workspace/coverage/default/17.spi_device_stress_all.1982032300 Jun 07 07:52:10 PM PDT 24 Jun 07 07:58:05 PM PDT 24 27958936427 ps
T863 /workspace/coverage/default/14.spi_device_tpm_read_hw_reg.4187187268 Jun 07 07:51:53 PM PDT 24 Jun 07 07:51:56 PM PDT 24 207495143 ps
T864 /workspace/coverage/default/12.spi_device_csb_read.2210425233 Jun 07 07:51:21 PM PDT 24 Jun 07 07:51:24 PM PDT 24 14494379 ps
T865 /workspace/coverage/default/5.spi_device_read_buffer_direct.3466911961 Jun 07 07:50:27 PM PDT 24 Jun 07 07:50:34 PM PDT 24 163035763 ps
T866 /workspace/coverage/default/7.spi_device_flash_mode.2099326409 Jun 07 07:51:09 PM PDT 24 Jun 07 07:51:27 PM PDT 24 9569232621 ps
T867 /workspace/coverage/default/36.spi_device_mailbox.1312247769 Jun 07 07:54:27 PM PDT 24 Jun 07 07:56:37 PM PDT 24 66161137006 ps
T868 /workspace/coverage/default/25.spi_device_pass_addr_payload_swap.3966082500 Jun 07 07:53:06 PM PDT 24 Jun 07 07:53:12 PM PDT 24 1055280637 ps
T187 /workspace/coverage/default/48.spi_device_flash_all.774047488 Jun 07 07:55:43 PM PDT 24 Jun 07 07:58:15 PM PDT 24 20230616251 ps
T869 /workspace/coverage/default/27.spi_device_flash_and_tpm.225689751 Jun 07 07:53:32 PM PDT 24 Jun 07 07:53:58 PM PDT 24 5635315354 ps
T870 /workspace/coverage/default/47.spi_device_read_buffer_direct.3784262857 Jun 07 07:55:36 PM PDT 24 Jun 07 07:55:43 PM PDT 24 736355366 ps
T871 /workspace/coverage/default/49.spi_device_stress_all.2970405735 Jun 07 07:55:43 PM PDT 24 Jun 07 07:58:29 PM PDT 24 28182492316 ps
T872 /workspace/coverage/default/18.spi_device_csb_read.193909754 Jun 07 07:52:13 PM PDT 24 Jun 07 07:52:16 PM PDT 24 28182118 ps
T873 /workspace/coverage/default/38.spi_device_upload.1841957828 Jun 07 07:54:37 PM PDT 24 Jun 07 07:54:48 PM PDT 24 6611999551 ps
T874 /workspace/coverage/default/4.spi_device_stress_all.1625795851 Jun 07 07:50:22 PM PDT 24 Jun 07 07:53:42 PM PDT 24 32341452243 ps
T875 /workspace/coverage/default/7.spi_device_flash_and_tpm.2682347737 Jun 07 07:51:08 PM PDT 24 Jun 07 07:51:55 PM PDT 24 8325296435 ps
T876 /workspace/coverage/default/29.spi_device_cfg_cmd.2486938721 Jun 07 07:53:40 PM PDT 24 Jun 07 07:53:49 PM PDT 24 538538018 ps
T877 /workspace/coverage/default/13.spi_device_read_buffer_direct.2526525390 Jun 07 07:51:44 PM PDT 24 Jun 07 07:51:52 PM PDT 24 852790184 ps
T878 /workspace/coverage/default/28.spi_device_intercept.3152276754 Jun 07 07:53:32 PM PDT 24 Jun 07 07:53:41 PM PDT 24 631651362 ps
T879 /workspace/coverage/default/0.spi_device_read_buffer_direct.111648265 Jun 07 07:49:45 PM PDT 24 Jun 07 07:49:53 PM PDT 24 3463758823 ps
T880 /workspace/coverage/default/1.spi_device_flash_all.2322858799 Jun 07 07:50:00 PM PDT 24 Jun 07 07:51:32 PM PDT 24 8588864652 ps
T881 /workspace/coverage/default/49.spi_device_read_buffer_direct.3007589546 Jun 07 07:55:44 PM PDT 24 Jun 07 07:55:55 PM PDT 24 17701224257 ps
T882 /workspace/coverage/default/37.spi_device_flash_and_tpm.2390871474 Jun 07 07:54:36 PM PDT 24 Jun 07 07:56:21 PM PDT 24 54529301835 ps
T289 /workspace/coverage/default/41.spi_device_stress_all.4151679329 Jun 07 07:54:58 PM PDT 24 Jun 07 08:00:15 PM PDT 24 57363349417 ps
T883 /workspace/coverage/default/17.spi_device_cfg_cmd.1122622555 Jun 07 07:52:10 PM PDT 24 Jun 07 07:52:15 PM PDT 24 30456280 ps
T884 /workspace/coverage/default/9.spi_device_flash_mode.3360224184 Jun 07 07:51:15 PM PDT 24 Jun 07 07:51:37 PM PDT 24 1865799745 ps
T885 /workspace/coverage/default/10.spi_device_flash_all.1102786222 Jun 07 07:51:19 PM PDT 24 Jun 07 07:51:21 PM PDT 24 16758614 ps
T886 /workspace/coverage/default/35.spi_device_tpm_read_hw_reg.4074539667 Jun 07 07:54:10 PM PDT 24 Jun 07 07:54:16 PM PDT 24 1197153949 ps
T887 /workspace/coverage/default/34.spi_device_flash_and_tpm.4137740448 Jun 07 07:54:10 PM PDT 24 Jun 07 07:55:12 PM PDT 24 7084144515 ps
T888 /workspace/coverage/default/16.spi_device_mailbox.4273126195 Jun 07 07:52:03 PM PDT 24 Jun 07 07:52:26 PM PDT 24 6331860224 ps
T889 /workspace/coverage/default/11.spi_device_upload.413229830 Jun 07 07:51:20 PM PDT 24 Jun 07 07:51:39 PM PDT 24 22082552796 ps
T279 /workspace/coverage/default/28.spi_device_flash_and_tpm.2925507516 Jun 07 07:53:31 PM PDT 24 Jun 07 08:03:26 PM PDT 24 76997619730 ps
T890 /workspace/coverage/default/1.spi_device_tpm_rw.3247208641 Jun 07 07:49:51 PM PDT 24 Jun 07 07:49:54 PM PDT 24 188285023 ps
T891 /workspace/coverage/default/23.spi_device_cfg_cmd.2059399303 Jun 07 07:53:00 PM PDT 24 Jun 07 07:53:16 PM PDT 24 2310530348 ps
T892 /workspace/coverage/default/32.spi_device_tpm_sts_read.3149993778 Jun 07 07:53:50 PM PDT 24 Jun 07 07:53:53 PM PDT 24 592625945 ps
T893 /workspace/coverage/default/17.spi_device_read_buffer_direct.1599014224 Jun 07 07:52:10 PM PDT 24 Jun 07 07:52:16 PM PDT 24 219878289 ps
T894 /workspace/coverage/default/31.spi_device_pass_cmd_filtering.2137770413 Jun 07 07:53:50 PM PDT 24 Jun 07 07:54:01 PM PDT 24 31204740094 ps
T895 /workspace/coverage/default/39.spi_device_csb_read.2319058202 Jun 07 07:54:44 PM PDT 24 Jun 07 07:54:47 PM PDT 24 14100591 ps
T896 /workspace/coverage/default/42.spi_device_pass_addr_payload_swap.993355992 Jun 07 07:55:01 PM PDT 24 Jun 07 07:55:06 PM PDT 24 124328603 ps
T897 /workspace/coverage/default/43.spi_device_stress_all.2662281704 Jun 07 07:55:10 PM PDT 24 Jun 07 07:59:14 PM PDT 24 20603916755 ps
T898 /workspace/coverage/default/39.spi_device_pass_cmd_filtering.2125634915 Jun 07 07:54:45 PM PDT 24 Jun 07 07:54:56 PM PDT 24 2275818503 ps
T899 /workspace/coverage/default/38.spi_device_flash_mode.2465471220 Jun 07 07:54:34 PM PDT 24 Jun 07 07:54:49 PM PDT 24 495577978 ps
T900 /workspace/coverage/default/5.spi_device_alert_test.2842624057 Jun 07 07:50:29 PM PDT 24 Jun 07 07:50:32 PM PDT 24 54898695 ps
T901 /workspace/coverage/default/43.spi_device_tpm_rw.3425385577 Jun 07 07:55:06 PM PDT 24 Jun 07 07:55:10 PM PDT 24 122167742 ps
T902 /workspace/coverage/default/29.spi_device_pass_cmd_filtering.1516999502 Jun 07 07:53:42 PM PDT 24 Jun 07 07:53:50 PM PDT 24 208191103 ps
T903 /workspace/coverage/default/11.spi_device_tpm_rw.1328540338 Jun 07 07:51:19 PM PDT 24 Jun 07 07:51:21 PM PDT 24 14929442 ps
T904 /workspace/coverage/default/37.spi_device_tpm_read_hw_reg.3499992460 Jun 07 07:54:27 PM PDT 24 Jun 07 07:54:32 PM PDT 24 468722160 ps
T905 /workspace/coverage/default/22.spi_device_read_buffer_direct.1632546280 Jun 07 07:52:54 PM PDT 24 Jun 07 07:53:00 PM PDT 24 422204712 ps
T300 /workspace/coverage/default/46.spi_device_flash_all.4135980142 Jun 07 07:55:29 PM PDT 24 Jun 07 07:58:23 PM PDT 24 30378403346 ps
T906 /workspace/coverage/default/22.spi_device_pass_addr_payload_swap.4265082781 Jun 07 07:52:49 PM PDT 24 Jun 07 07:52:56 PM PDT 24 1338737208 ps
T907 /workspace/coverage/default/49.spi_device_csb_read.3986727922 Jun 07 07:55:42 PM PDT 24 Jun 07 07:55:45 PM PDT 24 20347379 ps
T908 /workspace/coverage/default/5.spi_device_mailbox.77364234 Jun 07 07:50:30 PM PDT 24 Jun 07 07:50:37 PM PDT 24 1007003940 ps
T909 /workspace/coverage/default/14.spi_device_cfg_cmd.658466743 Jun 07 07:51:53 PM PDT 24 Jun 07 07:51:58 PM PDT 24 37690540 ps
T910 /workspace/coverage/default/37.spi_device_read_buffer_direct.2759380669 Jun 07 07:54:35 PM PDT 24 Jun 07 07:54:42 PM PDT 24 248214875 ps
T911 /workspace/coverage/default/22.spi_device_tpm_all.1260494285 Jun 07 07:52:49 PM PDT 24 Jun 07 07:52:56 PM PDT 24 2155559527 ps
T912 /workspace/coverage/default/17.spi_device_upload.3582916358 Jun 07 07:52:11 PM PDT 24 Jun 07 07:52:28 PM PDT 24 7735863143 ps
T913 /workspace/coverage/default/12.spi_device_upload.2031945789 Jun 07 07:51:27 PM PDT 24 Jun 07 07:52:13 PM PDT 24 11167405569 ps
T914 /workspace/coverage/default/41.spi_device_flash_mode.1306720725 Jun 07 07:54:50 PM PDT 24 Jun 07 07:55:22 PM PDT 24 2022812185 ps
T915 /workspace/coverage/default/2.spi_device_upload.2016935508 Jun 07 07:50:00 PM PDT 24 Jun 07 07:50:44 PM PDT 24 39361619215 ps
T916 /workspace/coverage/default/11.spi_device_intercept.1656709768 Jun 07 07:51:21 PM PDT 24 Jun 07 07:51:26 PM PDT 24 104478527 ps
T917 /workspace/coverage/default/0.spi_device_tpm_all.3724462499 Jun 07 07:49:38 PM PDT 24 Jun 07 07:50:26 PM PDT 24 8838920521 ps
T918 /workspace/coverage/default/15.spi_device_flash_mode.2579860440 Jun 07 07:52:03 PM PDT 24 Jun 07 07:52:14 PM PDT 24 5131495082 ps
T919 /workspace/coverage/default/36.spi_device_pass_cmd_filtering.376424436 Jun 07 07:54:27 PM PDT 24 Jun 07 07:54:39 PM PDT 24 2586009179 ps
T920 /workspace/coverage/default/25.spi_device_cfg_cmd.2976306284 Jun 07 07:53:11 PM PDT 24 Jun 07 07:53:24 PM PDT 24 1086216058 ps
T921 /workspace/coverage/default/23.spi_device_tpm_read_hw_reg.4205369859 Jun 07 07:53:00 PM PDT 24 Jun 07 07:53:03 PM PDT 24 661334942 ps
T922 /workspace/coverage/default/46.spi_device_upload.896013364 Jun 07 07:55:26 PM PDT 24 Jun 07 07:55:44 PM PDT 24 3582705638 ps
T76 /workspace/coverage/default/3.spi_device_sec_cm.1736934533 Jun 07 07:50:20 PM PDT 24 Jun 07 07:50:25 PM PDT 24 67449545 ps
T923 /workspace/coverage/default/36.spi_device_tpm_read_hw_reg.2113084142 Jun 07 07:54:20 PM PDT 24 Jun 07 07:54:23 PM PDT 24 548865823 ps
T924 /workspace/coverage/default/18.spi_device_flash_and_tpm.606491300 Jun 07 07:52:25 PM PDT 24 Jun 07 07:55:30 PM PDT 24 76769220498 ps
T925 /workspace/coverage/default/18.spi_device_flash_all.730155646 Jun 07 07:52:21 PM PDT 24 Jun 07 07:55:06 PM PDT 24 82763766601 ps
T926 /workspace/coverage/default/14.spi_device_pass_addr_payload_swap.3722883834 Jun 07 07:51:52 PM PDT 24 Jun 07 07:52:04 PM PDT 24 3807541514 ps
T927 /workspace/coverage/default/26.spi_device_cfg_cmd.3608446325 Jun 07 07:53:20 PM PDT 24 Jun 07 07:53:24 PM PDT 24 102475722 ps
T928 /workspace/coverage/default/42.spi_device_tpm_rw.518474538 Jun 07 07:55:00 PM PDT 24 Jun 07 07:55:04 PM PDT 24 557840299 ps
T929 /workspace/coverage/default/40.spi_device_read_buffer_direct.2358593101 Jun 07 07:54:51 PM PDT 24 Jun 07 07:54:56 PM PDT 24 197497512 ps
T930 /workspace/coverage/default/7.spi_device_flash_and_tpm_min_idle.2106462904 Jun 07 07:51:08 PM PDT 24 Jun 07 07:51:55 PM PDT 24 2082457326 ps
T931 /workspace/coverage/default/38.spi_device_flash_and_tpm.4154662412 Jun 07 07:54:37 PM PDT 24 Jun 07 07:54:47 PM PDT 24 2855611800 ps
T932 /workspace/coverage/default/6.spi_device_tpm_sts_read.260249352 Jun 07 07:50:27 PM PDT 24 Jun 07 07:50:30 PM PDT 24 87824931 ps
T933 /workspace/coverage/default/32.spi_device_tpm_read_hw_reg.1723582567 Jun 07 07:53:52 PM PDT 24 Jun 07 07:53:57 PM PDT 24 1951313839 ps
T934 /workspace/coverage/default/8.spi_device_pass_cmd_filtering.621685767 Jun 07 07:51:09 PM PDT 24 Jun 07 07:51:14 PM PDT 24 101208232 ps
T133 /workspace/coverage/default/17.spi_device_flash_and_tpm.1819872247 Jun 07 07:52:11 PM PDT 24 Jun 07 07:53:39 PM PDT 24 3630099892 ps
T935 /workspace/coverage/default/9.spi_device_tpm_all.3601353140 Jun 07 07:51:12 PM PDT 24 Jun 07 07:51:19 PM PDT 24 3104561439 ps
T936 /workspace/coverage/default/23.spi_device_flash_all.3239349208 Jun 07 07:52:59 PM PDT 24 Jun 07 07:54:24 PM PDT 24 23653155340 ps
T937 /workspace/coverage/default/6.spi_device_intercept.2989310284 Jun 07 07:50:37 PM PDT 24 Jun 07 07:50:46 PM PDT 24 510532325 ps
T938 /workspace/coverage/default/45.spi_device_stress_all.355312013 Jun 07 07:55:28 PM PDT 24 Jun 07 07:58:48 PM PDT 24 79132591745 ps
T939 /workspace/coverage/default/12.spi_device_pass_addr_payload_swap.1457573610 Jun 07 07:51:28 PM PDT 24 Jun 07 07:51:39 PM PDT 24 2398946460 ps
T940 /workspace/coverage/default/24.spi_device_tpm_all.3587495235 Jun 07 07:53:02 PM PDT 24 Jun 07 07:53:04 PM PDT 24 93222194 ps
T321 /workspace/coverage/default/28.spi_device_stress_all.881403670 Jun 07 07:53:32 PM PDT 24 Jun 07 07:55:07 PM PDT 24 7856295265 ps
T941 /workspace/coverage/default/44.spi_device_stress_all.3581416596 Jun 07 07:55:16 PM PDT 24 Jun 07 07:58:07 PM PDT 24 32432564990 ps
T942 /workspace/coverage/default/1.spi_device_tpm_sts_read.3233396491 Jun 07 07:49:52 PM PDT 24 Jun 07 07:49:54 PM PDT 24 136636078 ps
T943 /workspace/coverage/default/46.spi_device_cfg_cmd.3776332992 Jun 07 07:55:25 PM PDT 24 Jun 07 07:55:31 PM PDT 24 601007745 ps
T944 /workspace/coverage/default/22.spi_device_mailbox.3714909040 Jun 07 07:52:53 PM PDT 24 Jun 07 07:53:02 PM PDT 24 649448957 ps
T945 /workspace/coverage/default/9.spi_device_flash_and_tpm.4085542190 Jun 07 07:51:13 PM PDT 24 Jun 07 07:52:23 PM PDT 24 34570010862 ps
T946 /workspace/coverage/default/44.spi_device_tpm_rw.1202338380 Jun 07 07:55:18 PM PDT 24 Jun 07 07:55:20 PM PDT 24 60941784 ps
T947 /workspace/coverage/default/9.spi_device_intercept.2571059404 Jun 07 07:51:12 PM PDT 24 Jun 07 07:51:25 PM PDT 24 4719366121 ps
T948 /workspace/coverage/default/21.spi_device_pass_cmd_filtering.1289295880 Jun 07 07:52:41 PM PDT 24 Jun 07 07:52:52 PM PDT 24 1490105774 ps
T949 /workspace/coverage/default/16.spi_device_alert_test.2236997458 Jun 07 07:52:10 PM PDT 24 Jun 07 07:52:13 PM PDT 24 22383135 ps
T950 /workspace/coverage/default/36.spi_device_csb_read.104152025 Jun 07 07:54:17 PM PDT 24 Jun 07 07:54:18 PM PDT 24 48543341 ps
T951 /workspace/coverage/default/20.spi_device_read_buffer_direct.369490784 Jun 07 07:52:40 PM PDT 24 Jun 07 07:52:50 PM PDT 24 1066613246 ps
T952 /workspace/coverage/default/22.spi_device_tpm_rw.4127147985 Jun 07 07:52:50 PM PDT 24 Jun 07 07:52:52 PM PDT 24 11026474 ps
T953 /workspace/coverage/default/47.spi_device_flash_and_tpm.1213413846 Jun 07 07:55:35 PM PDT 24 Jun 07 07:57:24 PM PDT 24 4246504163 ps
T954 /workspace/coverage/default/0.spi_device_alert_test.1601832757 Jun 07 07:49:52 PM PDT 24 Jun 07 07:49:53 PM PDT 24 47069421 ps
T66 /workspace/coverage/cover_reg_top/13.spi_device_tl_intg_err.1283042275 Jun 07 07:44:16 PM PDT 24 Jun 07 07:44:25 PM PDT 24 215682390 ps
T134 /workspace/coverage/cover_reg_top/9.spi_device_same_csr_outstanding.2996876109 Jun 07 07:44:14 PM PDT 24 Jun 07 07:44:20 PM PDT 24 744106450 ps
T67 /workspace/coverage/cover_reg_top/18.spi_device_tl_errors.1711223998 Jun 07 07:44:25 PM PDT 24 Jun 07 07:44:31 PM PDT 24 172719084 ps
T955 /workspace/coverage/cover_reg_top/28.spi_device_intr_test.948842987 Jun 07 07:44:30 PM PDT 24 Jun 07 07:44:32 PM PDT 24 34574568 ps
T135 /workspace/coverage/cover_reg_top/3.spi_device_same_csr_outstanding.1280448633 Jun 07 07:44:04 PM PDT 24 Jun 07 07:44:09 PM PDT 24 159698536 ps
T956 /workspace/coverage/cover_reg_top/4.spi_device_mem_walk.193564400 Jun 07 07:44:07 PM PDT 24 Jun 07 07:44:09 PM PDT 24 26732421 ps
T68 /workspace/coverage/cover_reg_top/10.spi_device_tl_errors.3787929399 Jun 07 07:44:11 PM PDT 24 Jun 07 07:44:17 PM PDT 24 173139748 ps
T98 /workspace/coverage/cover_reg_top/3.spi_device_csr_mem_rw_with_rand_reset.230055215 Jun 07 07:44:04 PM PDT 24 Jun 07 07:44:08 PM PDT 24 29165361 ps
T957 /workspace/coverage/cover_reg_top/7.spi_device_intr_test.1269127482 Jun 07 07:44:08 PM PDT 24 Jun 07 07:44:11 PM PDT 24 14263697 ps
T99 /workspace/coverage/cover_reg_top/9.spi_device_tl_intg_err.298178958 Jun 07 07:44:14 PM PDT 24 Jun 07 07:44:36 PM PDT 24 1024749277 ps
T136 /workspace/coverage/cover_reg_top/8.spi_device_same_csr_outstanding.1020604740 Jun 07 07:44:11 PM PDT 24 Jun 07 07:44:17 PM PDT 24 163956970 ps
T101 /workspace/coverage/cover_reg_top/12.spi_device_tl_errors.3743157440 Jun 07 07:44:18 PM PDT 24 Jun 07 07:44:24 PM PDT 24 109876213 ps
T100 /workspace/coverage/cover_reg_top/15.spi_device_tl_intg_err.3393923378 Jun 07 07:44:27 PM PDT 24 Jun 07 07:44:46 PM PDT 24 2853810466 ps
T108 /workspace/coverage/cover_reg_top/0.spi_device_tl_intg_err.1259589924 Jun 07 07:43:46 PM PDT 24 Jun 07 07:44:11 PM PDT 24 2023298142 ps
T958 /workspace/coverage/cover_reg_top/18.spi_device_same_csr_outstanding.3309059184 Jun 07 07:44:32 PM PDT 24 Jun 07 07:44:38 PM PDT 24 208106404 ps
T959 /workspace/coverage/cover_reg_top/19.spi_device_intr_test.1970008229 Jun 07 07:44:31 PM PDT 24 Jun 07 07:44:34 PM PDT 24 124512952 ps
T109 /workspace/coverage/cover_reg_top/9.spi_device_csr_mem_rw_with_rand_reset.2581111689 Jun 07 07:44:11 PM PDT 24 Jun 07 07:44:14 PM PDT 24 91631034 ps
T105 /workspace/coverage/cover_reg_top/6.spi_device_tl_errors.1061124733 Jun 07 07:44:09 PM PDT 24 Jun 07 07:44:15 PM PDT 24 711687409 ps
T960 /workspace/coverage/cover_reg_top/9.spi_device_intr_test.2981405170 Jun 07 07:44:11 PM PDT 24 Jun 07 07:44:13 PM PDT 24 56086004 ps
T961 /workspace/coverage/cover_reg_top/48.spi_device_intr_test.2842194521 Jun 07 07:44:39 PM PDT 24 Jun 07 07:44:41 PM PDT 24 40228451 ps
T104 /workspace/coverage/cover_reg_top/3.spi_device_tl_errors.2316912363 Jun 07 07:44:04 PM PDT 24 Jun 07 07:44:10 PM PDT 24 92659415 ps
T113 /workspace/coverage/cover_reg_top/4.spi_device_csr_aliasing.2381039309 Jun 07 07:44:04 PM PDT 24 Jun 07 07:44:21 PM PDT 24 621416900 ps
T110 /workspace/coverage/cover_reg_top/12.spi_device_tl_intg_err.2484859591 Jun 07 07:44:18 PM PDT 24 Jun 07 07:44:40 PM PDT 24 1011168145 ps
T962 /workspace/coverage/cover_reg_top/11.spi_device_intr_test.2436473033 Jun 07 07:44:12 PM PDT 24 Jun 07 07:44:14 PM PDT 24 99357850 ps
T111 /workspace/coverage/cover_reg_top/2.spi_device_csr_mem_rw_with_rand_reset.1953067336 Jun 07 07:44:06 PM PDT 24 Jun 07 07:44:10 PM PDT 24 173339602 ps
T963 /workspace/coverage/cover_reg_top/5.spi_device_same_csr_outstanding.3293825279 Jun 07 07:44:14 PM PDT 24 Jun 07 07:44:19 PM PDT 24 120730049 ps
T964 /workspace/coverage/cover_reg_top/12.spi_device_intr_test.652371126 Jun 07 07:44:19 PM PDT 24 Jun 07 07:44:22 PM PDT 24 16624043 ps
T112 /workspace/coverage/cover_reg_top/1.spi_device_csr_mem_rw_with_rand_reset.1341013164 Jun 07 07:43:52 PM PDT 24 Jun 07 07:43:58 PM PDT 24 243362559 ps
T965 /workspace/coverage/cover_reg_top/21.spi_device_intr_test.3093141941 Jun 07 07:44:33 PM PDT 24 Jun 07 07:44:37 PM PDT 24 30424341 ps
T114 /workspace/coverage/cover_reg_top/18.spi_device_csr_rw.345360383 Jun 07 07:44:33 PM PDT 24 Jun 07 07:44:38 PM PDT 24 95127773 ps
T115 /workspace/coverage/cover_reg_top/1.spi_device_csr_bit_bash.2612260136 Jun 07 07:43:54 PM PDT 24 Jun 07 07:44:28 PM PDT 24 2172708685 ps
T149 /workspace/coverage/cover_reg_top/7.spi_device_same_csr_outstanding.830248637 Jun 07 07:44:12 PM PDT 24 Jun 07 07:44:15 PM PDT 24 241497579 ps
T966 /workspace/coverage/cover_reg_top/16.spi_device_intr_test.1043396473 Jun 07 07:44:24 PM PDT 24 Jun 07 07:44:27 PM PDT 24 15415593 ps
T967 /workspace/coverage/cover_reg_top/15.spi_device_intr_test.3282053486 Jun 07 07:44:26 PM PDT 24 Jun 07 07:44:28 PM PDT 24 91035570 ps
T968 /workspace/coverage/cover_reg_top/20.spi_device_intr_test.3124711526 Jun 07 07:44:31 PM PDT 24 Jun 07 07:44:35 PM PDT 24 14291760 ps
T969 /workspace/coverage/cover_reg_top/6.spi_device_same_csr_outstanding.2633603031 Jun 07 07:44:09 PM PDT 24 Jun 07 07:44:13 PM PDT 24 62025420 ps
T174 /workspace/coverage/cover_reg_top/4.spi_device_tl_intg_err.1160991707 Jun 07 07:44:05 PM PDT 24 Jun 07 07:44:15 PM PDT 24 565065267 ps
T970 /workspace/coverage/cover_reg_top/0.spi_device_intr_test.2756732257 Jun 07 07:43:46 PM PDT 24 Jun 07 07:43:49 PM PDT 24 12294987 ps
T116 /workspace/coverage/cover_reg_top/3.spi_device_mem_partial_access.1776058383 Jun 07 07:44:04 PM PDT 24 Jun 07 07:44:08 PM PDT 24 112667289 ps
T971 /workspace/coverage/cover_reg_top/16.spi_device_same_csr_outstanding.687357296 Jun 07 07:44:25 PM PDT 24 Jun 07 07:44:29 PM PDT 24 425460954 ps
T972 /workspace/coverage/cover_reg_top/19.spi_device_csr_mem_rw_with_rand_reset.324769757 Jun 07 07:44:33 PM PDT 24 Jun 07 07:44:37 PM PDT 24 87721599 ps
T973 /workspace/coverage/cover_reg_top/0.spi_device_mem_walk.1066910986 Jun 07 07:43:47 PM PDT 24 Jun 07 07:43:49 PM PDT 24 30533386 ps
T974 /workspace/coverage/cover_reg_top/46.spi_device_intr_test.4045302630 Jun 07 07:44:42 PM PDT 24 Jun 07 07:44:44 PM PDT 24 91575860 ps
T117 /workspace/coverage/cover_reg_top/12.spi_device_csr_rw.3471517773 Jun 07 07:44:20 PM PDT 24 Jun 07 07:44:24 PM PDT 24 195883056 ps
T106 /workspace/coverage/cover_reg_top/8.spi_device_tl_errors.2753522719 Jun 07 07:44:14 PM PDT 24 Jun 07 07:44:21 PM PDT 24 751335436 ps
T118 /workspace/coverage/cover_reg_top/1.spi_device_csr_rw.1000129726 Jun 07 07:43:54 PM PDT 24 Jun 07 07:43:58 PM PDT 24 289058511 ps
T151 /workspace/coverage/cover_reg_top/11.spi_device_csr_mem_rw_with_rand_reset.3483752522 Jun 07 07:44:18 PM PDT 24 Jun 07 07:44:23 PM PDT 24 102179973 ps
T975 /workspace/coverage/cover_reg_top/47.spi_device_intr_test.193817882 Jun 07 07:44:39 PM PDT 24 Jun 07 07:44:41 PM PDT 24 61464373 ps
T976 /workspace/coverage/cover_reg_top/34.spi_device_intr_test.1953024846 Jun 07 07:44:33 PM PDT 24 Jun 07 07:44:37 PM PDT 24 14425708 ps
T175 /workspace/coverage/cover_reg_top/3.spi_device_tl_intg_err.1427886634 Jun 07 07:44:01 PM PDT 24 Jun 07 07:44:16 PM PDT 24 808246571 ps
T977 /workspace/coverage/cover_reg_top/16.spi_device_tl_errors.860591099 Jun 07 07:44:24 PM PDT 24 Jun 07 07:44:28 PM PDT 24 238161147 ps
T978 /workspace/coverage/cover_reg_top/40.spi_device_intr_test.2318213124 Jun 07 07:44:31 PM PDT 24 Jun 07 07:44:34 PM PDT 24 11983713 ps
T979 /workspace/coverage/cover_reg_top/16.spi_device_csr_rw.2206649074 Jun 07 07:44:25 PM PDT 24 Jun 07 07:44:29 PM PDT 24 21835155 ps
T980 /workspace/coverage/cover_reg_top/1.spi_device_mem_walk.175650888 Jun 07 07:43:54 PM PDT 24 Jun 07 07:43:56 PM PDT 24 15629518 ps
T119 /workspace/coverage/cover_reg_top/2.spi_device_mem_partial_access.3968038650 Jun 07 07:44:02 PM PDT 24 Jun 07 07:44:06 PM PDT 24 174779940 ps
T120 /workspace/coverage/cover_reg_top/6.spi_device_csr_rw.1267364944 Jun 07 07:44:10 PM PDT 24 Jun 07 07:44:13 PM PDT 24 24173333 ps
T981 /workspace/coverage/cover_reg_top/35.spi_device_intr_test.3136022879 Jun 07 07:44:31 PM PDT 24 Jun 07 07:44:34 PM PDT 24 12142593 ps
T121 /workspace/coverage/cover_reg_top/3.spi_device_csr_aliasing.4063552587 Jun 07 07:44:02 PM PDT 24 Jun 07 07:44:29 PM PDT 24 3380185999 ps
T150 /workspace/coverage/cover_reg_top/10.spi_device_csr_mem_rw_with_rand_reset.143413950 Jun 07 07:44:13 PM PDT 24 Jun 07 07:44:17 PM PDT 24 250753915 ps
T122 /workspace/coverage/cover_reg_top/8.spi_device_csr_rw.914803832 Jun 07 07:44:11 PM PDT 24 Jun 07 07:44:15 PM PDT 24 282435031 ps
T982 /workspace/coverage/cover_reg_top/23.spi_device_intr_test.2721951564 Jun 07 07:44:33 PM PDT 24 Jun 07 07:44:36 PM PDT 24 15652280 ps
T983 /workspace/coverage/cover_reg_top/15.spi_device_same_csr_outstanding.976259336 Jun 07 07:44:24 PM PDT 24 Jun 07 07:44:29 PM PDT 24 432229145 ps
T107 /workspace/coverage/cover_reg_top/9.spi_device_tl_errors.3888631748 Jun 07 07:44:15 PM PDT 24 Jun 07 07:44:19 PM PDT 24 247375586 ps
T125 /workspace/coverage/cover_reg_top/0.spi_device_mem_partial_access.1150514880 Jun 07 07:43:45 PM PDT 24 Jun 07 07:43:49 PM PDT 24 103717903 ps
T984 /workspace/coverage/cover_reg_top/14.spi_device_csr_mem_rw_with_rand_reset.1687018881 Jun 07 07:44:23 PM PDT 24 Jun 07 07:44:28 PM PDT 24 456537161 ps
T985 /workspace/coverage/cover_reg_top/2.spi_device_same_csr_outstanding.2910649317 Jun 07 07:44:01 PM PDT 24 Jun 07 07:44:05 PM PDT 24 411501675 ps
T173 /workspace/coverage/cover_reg_top/16.spi_device_tl_intg_err.291978369 Jun 07 07:44:23 PM PDT 24 Jun 07 07:44:39 PM PDT 24 2013014859 ps
T986 /workspace/coverage/cover_reg_top/4.spi_device_same_csr_outstanding.2714214978 Jun 07 07:44:04 PM PDT 24 Jun 07 07:44:10 PM PDT 24 64803574 ps
T987 /workspace/coverage/cover_reg_top/1.spi_device_tl_errors.2493374536 Jun 07 07:43:55 PM PDT 24 Jun 07 07:44:02 PM PDT 24 425561467 ps
T123 /workspace/coverage/cover_reg_top/15.spi_device_csr_rw.1849298941 Jun 07 07:44:25 PM PDT 24 Jun 07 07:44:28 PM PDT 24 77877445 ps
T988 /workspace/coverage/cover_reg_top/7.spi_device_tl_errors.107246929 Jun 07 07:44:10 PM PDT 24 Jun 07 07:44:16 PM PDT 24 69639996 ps
T989 /workspace/coverage/cover_reg_top/4.spi_device_intr_test.1341188648 Jun 07 07:44:06 PM PDT 24 Jun 07 07:44:09 PM PDT 24 46355702 ps
T176 /workspace/coverage/cover_reg_top/8.spi_device_tl_intg_err.352756779 Jun 07 07:44:15 PM PDT 24 Jun 07 07:44:23 PM PDT 24 421653727 ps
T990 /workspace/coverage/cover_reg_top/10.spi_device_intr_test.3191316161 Jun 07 07:44:10 PM PDT 24 Jun 07 07:44:13 PM PDT 24 28944854 ps
T991 /workspace/coverage/cover_reg_top/41.spi_device_intr_test.4004118193 Jun 07 07:44:33 PM PDT 24 Jun 07 07:44:36 PM PDT 24 15005080 ps
T992 /workspace/coverage/cover_reg_top/2.spi_device_tl_intg_err.4241608731 Jun 07 07:44:07 PM PDT 24 Jun 07 07:44:27 PM PDT 24 2041280908 ps
T993 /workspace/coverage/cover_reg_top/13.spi_device_same_csr_outstanding.3995173576 Jun 07 07:44:16 PM PDT 24 Jun 07 07:44:21 PM PDT 24 276842534 ps
T994 /workspace/coverage/cover_reg_top/1.spi_device_intr_test.2590126814 Jun 07 07:43:55 PM PDT 24 Jun 07 07:43:58 PM PDT 24 64096674 ps
T995 /workspace/coverage/cover_reg_top/8.spi_device_intr_test.1458424353 Jun 07 07:44:09 PM PDT 24 Jun 07 07:44:12 PM PDT 24 80195413 ps
T996 /workspace/coverage/cover_reg_top/6.spi_device_intr_test.3881705599 Jun 07 07:44:10 PM PDT 24 Jun 07 07:44:12 PM PDT 24 47934659 ps
T124 /workspace/coverage/cover_reg_top/4.spi_device_csr_bit_bash.862007493 Jun 07 07:44:04 PM PDT 24 Jun 07 07:44:41 PM PDT 24 546730207 ps
T997 /workspace/coverage/cover_reg_top/10.spi_device_tl_intg_err.1993228713 Jun 07 07:44:14 PM PDT 24 Jun 07 07:44:27 PM PDT 24 357198557 ps
T998 /workspace/coverage/cover_reg_top/16.spi_device_csr_mem_rw_with_rand_reset.2610288713 Jun 07 07:44:28 PM PDT 24 Jun 07 07:44:34 PM PDT 24 254388673 ps
T999 /workspace/coverage/cover_reg_top/5.spi_device_tl_errors.346851074 Jun 07 07:44:02 PM PDT 24 Jun 07 07:44:06 PM PDT 24 338015522 ps
T1000 /workspace/coverage/cover_reg_top/3.spi_device_mem_walk.489411414 Jun 07 07:44:02 PM PDT 24 Jun 07 07:44:05 PM PDT 24 33641253 ps
T1001 /workspace/coverage/cover_reg_top/3.spi_device_csr_hw_reset.1185906169 Jun 07 07:44:03 PM PDT 24 Jun 07 07:44:07 PM PDT 24 62976126 ps
T1002 /workspace/coverage/cover_reg_top/4.spi_device_csr_mem_rw_with_rand_reset.1917957133 Jun 07 07:44:03 PM PDT 24 Jun 07 07:44:09 PM PDT 24 54186594 ps
T1003 /workspace/coverage/cover_reg_top/13.spi_device_tl_errors.1213849506 Jun 07 07:44:17 PM PDT 24 Jun 07 07:44:20 PM PDT 24 111188814 ps
T1004 /workspace/coverage/cover_reg_top/10.spi_device_same_csr_outstanding.227897033 Jun 07 07:44:12 PM PDT 24 Jun 07 07:44:17 PM PDT 24 63597652 ps
T1005 /workspace/coverage/cover_reg_top/11.spi_device_tl_errors.457970763 Jun 07 07:44:12 PM PDT 24 Jun 07 07:44:15 PM PDT 24 35516083 ps
T1006 /workspace/coverage/cover_reg_top/37.spi_device_intr_test.925464293 Jun 07 07:44:32 PM PDT 24 Jun 07 07:44:35 PM PDT 24 35380418 ps
T1007 /workspace/coverage/cover_reg_top/3.spi_device_intr_test.4213249374 Jun 07 07:44:01 PM PDT 24 Jun 07 07:44:04 PM PDT 24 35273005 ps
T1008 /workspace/coverage/cover_reg_top/6.spi_device_csr_mem_rw_with_rand_reset.4251440286 Jun 07 07:44:13 PM PDT 24 Jun 07 07:44:17 PM PDT 24 166689726 ps
T1009 /workspace/coverage/cover_reg_top/31.spi_device_intr_test.615320185 Jun 07 07:44:31 PM PDT 24 Jun 07 07:44:34 PM PDT 24 22010885 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%