Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.01 98.38 93.98 98.62 89.36 97.19 95.31 99.25


Total test records in report: 1081
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html

T811 /workspace/coverage/default/11.spi_device_read_buffer_direct.2036650135 Jun 25 06:55:08 PM PDT 24 Jun 25 06:55:23 PM PDT 24 5152906826 ps
T812 /workspace/coverage/default/18.spi_device_pass_addr_payload_swap.4045632799 Jun 25 06:55:59 PM PDT 24 Jun 25 06:56:06 PM PDT 24 501285349 ps
T813 /workspace/coverage/default/28.spi_device_flash_and_tpm.706322497 Jun 25 06:57:00 PM PDT 24 Jun 25 06:59:29 PM PDT 24 33987886521 ps
T814 /workspace/coverage/default/2.spi_device_mailbox.259636563 Jun 25 06:53:59 PM PDT 24 Jun 25 06:54:03 PM PDT 24 462058207 ps
T815 /workspace/coverage/default/31.spi_device_pass_cmd_filtering.3104935232 Jun 25 06:57:22 PM PDT 24 Jun 25 06:57:30 PM PDT 24 10525170285 ps
T816 /workspace/coverage/default/3.spi_device_upload.480810067 Jun 25 06:54:08 PM PDT 24 Jun 25 06:54:16 PM PDT 24 685400049 ps
T817 /workspace/coverage/default/32.spi_device_flash_mode.859222120 Jun 25 06:57:30 PM PDT 24 Jun 25 06:57:44 PM PDT 24 5343670377 ps
T818 /workspace/coverage/default/11.spi_device_pass_cmd_filtering.2309614487 Jun 25 06:55:11 PM PDT 24 Jun 25 06:55:26 PM PDT 24 2828184007 ps
T819 /workspace/coverage/default/10.spi_device_tpm_sts_read.3046669279 Jun 25 06:55:02 PM PDT 24 Jun 25 06:55:05 PM PDT 24 105286495 ps
T820 /workspace/coverage/default/31.spi_device_read_buffer_direct.2454668223 Jun 25 06:57:22 PM PDT 24 Jun 25 06:57:39 PM PDT 24 1397527311 ps
T821 /workspace/coverage/default/10.spi_device_pass_cmd_filtering.67155827 Jun 25 06:55:01 PM PDT 24 Jun 25 06:55:06 PM PDT 24 521402535 ps
T822 /workspace/coverage/default/22.spi_device_tpm_read_hw_reg.2153892628 Jun 25 06:56:22 PM PDT 24 Jun 25 06:56:33 PM PDT 24 3858024457 ps
T823 /workspace/coverage/default/9.spi_device_mailbox.1104837149 Jun 25 06:54:54 PM PDT 24 Jun 25 06:54:58 PM PDT 24 145571205 ps
T824 /workspace/coverage/default/38.spi_device_upload.2837467716 Jun 25 06:58:03 PM PDT 24 Jun 25 06:58:17 PM PDT 24 54947835711 ps
T825 /workspace/coverage/default/27.spi_device_tpm_sts_read.3360156190 Jun 25 06:56:55 PM PDT 24 Jun 25 06:56:57 PM PDT 24 37796504 ps
T826 /workspace/coverage/default/30.spi_device_flash_and_tpm.42418220 Jun 25 06:57:17 PM PDT 24 Jun 25 06:57:54 PM PDT 24 13756197311 ps
T827 /workspace/coverage/default/12.spi_device_tpm_sts_read.622171828 Jun 25 06:55:17 PM PDT 24 Jun 25 06:55:19 PM PDT 24 130674617 ps
T828 /workspace/coverage/default/3.spi_device_flash_all.4280836918 Jun 25 06:54:06 PM PDT 24 Jun 25 06:55:33 PM PDT 24 11416526061 ps
T829 /workspace/coverage/default/12.spi_device_flash_and_tpm_min_idle.2618415924 Jun 25 06:55:15 PM PDT 24 Jun 25 06:55:46 PM PDT 24 1588122206 ps
T830 /workspace/coverage/default/0.spi_device_flash_and_tpm_min_idle.983970075 Jun 25 06:53:47 PM PDT 24 Jun 25 06:56:11 PM PDT 24 73888922223 ps
T831 /workspace/coverage/default/34.spi_device_csb_read.2880365543 Jun 25 06:57:37 PM PDT 24 Jun 25 06:57:39 PM PDT 24 17454596 ps
T832 /workspace/coverage/default/0.spi_device_alert_test.1577639594 Jun 25 06:53:46 PM PDT 24 Jun 25 06:53:48 PM PDT 24 45207501 ps
T833 /workspace/coverage/default/40.spi_device_intercept.2913494584 Jun 25 06:58:18 PM PDT 24 Jun 25 06:58:22 PM PDT 24 260043924 ps
T834 /workspace/coverage/default/32.spi_device_upload.2591759993 Jun 25 06:57:29 PM PDT 24 Jun 25 06:57:33 PM PDT 24 323782943 ps
T835 /workspace/coverage/default/27.spi_device_upload.3533306613 Jun 25 06:56:56 PM PDT 24 Jun 25 06:57:00 PM PDT 24 131058855 ps
T836 /workspace/coverage/default/7.spi_device_tpm_read_hw_reg.1846171799 Jun 25 06:54:36 PM PDT 24 Jun 25 06:54:59 PM PDT 24 13569676567 ps
T837 /workspace/coverage/default/3.spi_device_read_buffer_direct.1910565945 Jun 25 06:54:06 PM PDT 24 Jun 25 06:54:11 PM PDT 24 453621547 ps
T838 /workspace/coverage/default/9.spi_device_upload.3183321656 Jun 25 06:54:56 PM PDT 24 Jun 25 06:54:59 PM PDT 24 121011558 ps
T839 /workspace/coverage/default/29.spi_device_flash_and_tpm_min_idle.1193740228 Jun 25 06:57:15 PM PDT 24 Jun 25 06:58:40 PM PDT 24 8664889967 ps
T840 /workspace/coverage/default/24.spi_device_tpm_sts_read.1198551390 Jun 25 06:56:36 PM PDT 24 Jun 25 06:56:38 PM PDT 24 17773154 ps
T841 /workspace/coverage/default/44.spi_device_read_buffer_direct.1898135819 Jun 25 06:58:39 PM PDT 24 Jun 25 06:58:49 PM PDT 24 1886553866 ps
T239 /workspace/coverage/default/27.spi_device_flash_all.1577438528 Jun 25 06:56:58 PM PDT 24 Jun 25 07:05:05 PM PDT 24 147200102133 ps
T842 /workspace/coverage/default/37.spi_device_read_buffer_direct.1537151188 Jun 25 06:57:53 PM PDT 24 Jun 25 06:57:58 PM PDT 24 143355446 ps
T843 /workspace/coverage/default/18.spi_device_mailbox.405264008 Jun 25 06:55:58 PM PDT 24 Jun 25 06:58:03 PM PDT 24 41697454358 ps
T844 /workspace/coverage/default/40.spi_device_alert_test.3420635775 Jun 25 06:58:23 PM PDT 24 Jun 25 06:58:25 PM PDT 24 12041526 ps
T845 /workspace/coverage/default/10.spi_device_tpm_read_hw_reg.1258607088 Jun 25 06:55:01 PM PDT 24 Jun 25 06:55:13 PM PDT 24 2449914168 ps
T846 /workspace/coverage/default/7.spi_device_csb_read.534725789 Jun 25 06:54:35 PM PDT 24 Jun 25 06:54:37 PM PDT 24 22928202 ps
T847 /workspace/coverage/default/19.spi_device_alert_test.2873756165 Jun 25 06:56:07 PM PDT 24 Jun 25 06:56:09 PM PDT 24 50483540 ps
T848 /workspace/coverage/default/38.spi_device_tpm_rw.2129445913 Jun 25 06:58:02 PM PDT 24 Jun 25 06:58:09 PM PDT 24 393842000 ps
T849 /workspace/coverage/default/38.spi_device_csb_read.2452648976 Jun 25 06:58:03 PM PDT 24 Jun 25 06:58:05 PM PDT 24 31167770 ps
T850 /workspace/coverage/default/6.spi_device_tpm_read_hw_reg.2674593372 Jun 25 06:54:27 PM PDT 24 Jun 25 06:54:34 PM PDT 24 886056004 ps
T851 /workspace/coverage/default/2.spi_device_pass_cmd_filtering.113770088 Jun 25 06:53:59 PM PDT 24 Jun 25 06:54:04 PM PDT 24 912233837 ps
T852 /workspace/coverage/default/31.spi_device_pass_addr_payload_swap.1361124839 Jun 25 06:57:23 PM PDT 24 Jun 25 06:57:43 PM PDT 24 5583150838 ps
T853 /workspace/coverage/default/37.spi_device_stress_all.1142604422 Jun 25 06:58:02 PM PDT 24 Jun 25 06:58:04 PM PDT 24 200242003 ps
T854 /workspace/coverage/default/11.spi_device_stress_all.940700694 Jun 25 06:55:08 PM PDT 24 Jun 25 06:55:10 PM PDT 24 39064729 ps
T855 /workspace/coverage/default/27.spi_device_stress_all.1172551976 Jun 25 06:56:55 PM PDT 24 Jun 25 06:57:08 PM PDT 24 1972245922 ps
T856 /workspace/coverage/default/45.spi_device_pass_cmd_filtering.844173364 Jun 25 06:58:46 PM PDT 24 Jun 25 06:59:10 PM PDT 24 95434754192 ps
T857 /workspace/coverage/default/36.spi_device_csb_read.2022778774 Jun 25 06:57:50 PM PDT 24 Jun 25 06:57:53 PM PDT 24 61818578 ps
T858 /workspace/coverage/default/36.spi_device_tpm_rw.1043229806 Jun 25 06:57:50 PM PDT 24 Jun 25 06:57:54 PM PDT 24 850963235 ps
T859 /workspace/coverage/default/11.spi_device_intercept.3602798139 Jun 25 06:55:07 PM PDT 24 Jun 25 06:55:20 PM PDT 24 5100062912 ps
T860 /workspace/coverage/default/35.spi_device_tpm_read_hw_reg.2591908984 Jun 25 06:57:41 PM PDT 24 Jun 25 06:57:59 PM PDT 24 5793284560 ps
T861 /workspace/coverage/default/26.spi_device_alert_test.1752283635 Jun 25 06:56:55 PM PDT 24 Jun 25 06:56:57 PM PDT 24 13760094 ps
T862 /workspace/coverage/default/38.spi_device_stress_all.1110798967 Jun 25 06:58:11 PM PDT 24 Jun 25 07:02:41 PM PDT 24 26700418910 ps
T863 /workspace/coverage/default/36.spi_device_read_buffer_direct.3018231276 Jun 25 06:57:54 PM PDT 24 Jun 25 06:57:59 PM PDT 24 251503589 ps
T864 /workspace/coverage/default/20.spi_device_flash_mode.4208028696 Jun 25 06:56:11 PM PDT 24 Jun 25 06:56:22 PM PDT 24 939204085 ps
T865 /workspace/coverage/default/25.spi_device_flash_all.3252043005 Jun 25 06:56:49 PM PDT 24 Jun 25 06:56:51 PM PDT 24 48116839 ps
T866 /workspace/coverage/default/9.spi_device_tpm_sts_read.279753504 Jun 25 06:54:48 PM PDT 24 Jun 25 06:54:52 PM PDT 24 319192247 ps
T867 /workspace/coverage/default/45.spi_device_tpm_rw.2376710111 Jun 25 06:58:51 PM PDT 24 Jun 25 06:58:57 PM PDT 24 437889771 ps
T283 /workspace/coverage/default/36.spi_device_stress_all.2691344053 Jun 25 06:57:54 PM PDT 24 Jun 25 07:02:40 PM PDT 24 104769200839 ps
T868 /workspace/coverage/default/5.spi_device_flash_all.118598464 Jun 25 06:54:27 PM PDT 24 Jun 25 06:56:19 PM PDT 24 74279958735 ps
T869 /workspace/coverage/default/36.spi_device_tpm_read_hw_reg.2905477594 Jun 25 06:57:51 PM PDT 24 Jun 25 06:57:57 PM PDT 24 1391400001 ps
T870 /workspace/coverage/default/42.spi_device_tpm_all.1692883445 Jun 25 06:58:34 PM PDT 24 Jun 25 06:58:54 PM PDT 24 2119412412 ps
T871 /workspace/coverage/default/49.spi_device_flash_and_tpm_min_idle.3171987125 Jun 25 06:59:14 PM PDT 24 Jun 25 06:59:27 PM PDT 24 6486031095 ps
T872 /workspace/coverage/default/31.spi_device_tpm_all.3750680988 Jun 25 06:57:21 PM PDT 24 Jun 25 06:58:04 PM PDT 24 35345819799 ps
T873 /workspace/coverage/default/27.spi_device_pass_addr_payload_swap.3226430826 Jun 25 06:56:56 PM PDT 24 Jun 25 06:57:04 PM PDT 24 1151113291 ps
T280 /workspace/coverage/default/12.spi_device_flash_and_tpm.3551977880 Jun 25 06:55:14 PM PDT 24 Jun 25 07:01:18 PM PDT 24 34328277784 ps
T240 /workspace/coverage/default/7.spi_device_flash_all.1029472559 Jun 25 06:54:42 PM PDT 24 Jun 25 07:01:55 PM PDT 24 247961272031 ps
T874 /workspace/coverage/default/48.spi_device_mailbox.3501269553 Jun 25 06:59:08 PM PDT 24 Jun 25 06:59:35 PM PDT 24 3365271417 ps
T875 /workspace/coverage/default/28.spi_device_stress_all.640111788 Jun 25 06:57:00 PM PDT 24 Jun 25 06:57:02 PM PDT 24 793657212 ps
T876 /workspace/coverage/default/9.spi_device_read_buffer_direct.2982750868 Jun 25 06:54:55 PM PDT 24 Jun 25 06:55:05 PM PDT 24 796970413 ps
T877 /workspace/coverage/default/14.spi_device_mailbox.2773473610 Jun 25 06:55:32 PM PDT 24 Jun 25 06:55:42 PM PDT 24 766033349 ps
T878 /workspace/coverage/default/16.spi_device_pass_addr_payload_swap.2378352700 Jun 25 06:55:44 PM PDT 24 Jun 25 06:55:52 PM PDT 24 2949633567 ps
T879 /workspace/coverage/default/23.spi_device_tpm_all.378577801 Jun 25 06:56:29 PM PDT 24 Jun 25 06:56:56 PM PDT 24 2073381670 ps
T880 /workspace/coverage/default/25.spi_device_pass_cmd_filtering.392883299 Jun 25 06:56:42 PM PDT 24 Jun 25 06:57:02 PM PDT 24 21812905868 ps
T881 /workspace/coverage/default/22.spi_device_read_buffer_direct.2785856203 Jun 25 06:56:24 PM PDT 24 Jun 25 06:56:29 PM PDT 24 249133857 ps
T882 /workspace/coverage/default/10.spi_device_csb_read.656079041 Jun 25 06:54:53 PM PDT 24 Jun 25 06:54:55 PM PDT 24 39657021 ps
T277 /workspace/coverage/default/26.spi_device_flash_and_tpm_min_idle.981360348 Jun 25 06:56:56 PM PDT 24 Jun 25 06:58:33 PM PDT 24 6431035669 ps
T883 /workspace/coverage/default/48.spi_device_tpm_sts_read.597391397 Jun 25 06:59:01 PM PDT 24 Jun 25 06:59:03 PM PDT 24 31339671 ps
T884 /workspace/coverage/default/26.spi_device_tpm_all.3264413749 Jun 25 06:56:49 PM PDT 24 Jun 25 06:57:03 PM PDT 24 743670635 ps
T885 /workspace/coverage/default/41.spi_device_tpm_sts_read.363320422 Jun 25 06:58:24 PM PDT 24 Jun 25 06:58:26 PM PDT 24 40551611 ps
T886 /workspace/coverage/default/14.spi_device_pass_addr_payload_swap.3988208734 Jun 25 06:55:32 PM PDT 24 Jun 25 06:55:38 PM PDT 24 1505124597 ps
T887 /workspace/coverage/default/23.spi_device_intercept.2442215801 Jun 25 06:56:30 PM PDT 24 Jun 25 06:56:49 PM PDT 24 1244481734 ps
T888 /workspace/coverage/default/16.spi_device_cfg_cmd.1919514353 Jun 25 06:55:49 PM PDT 24 Jun 25 06:56:04 PM PDT 24 1587975969 ps
T889 /workspace/coverage/default/21.spi_device_intercept.3618165311 Jun 25 06:56:22 PM PDT 24 Jun 25 06:56:37 PM PDT 24 1236313251 ps
T890 /workspace/coverage/default/11.spi_device_pass_addr_payload_swap.3130033942 Jun 25 06:55:10 PM PDT 24 Jun 25 06:55:15 PM PDT 24 870930397 ps
T891 /workspace/coverage/default/7.spi_device_intercept.1974948110 Jun 25 06:54:41 PM PDT 24 Jun 25 06:54:46 PM PDT 24 408669218 ps
T892 /workspace/coverage/default/8.spi_device_alert_test.1336221961 Jun 25 06:54:47 PM PDT 24 Jun 25 06:54:49 PM PDT 24 33433965 ps
T893 /workspace/coverage/default/13.spi_device_tpm_rw.1555521190 Jun 25 06:55:23 PM PDT 24 Jun 25 06:55:24 PM PDT 24 92972641 ps
T894 /workspace/coverage/default/49.spi_device_flash_mode.1373381895 Jun 25 06:59:21 PM PDT 24 Jun 25 06:59:34 PM PDT 24 3010470001 ps
T895 /workspace/coverage/default/48.spi_device_flash_and_tpm.2404290191 Jun 25 06:59:08 PM PDT 24 Jun 25 07:05:07 PM PDT 24 53746745842 ps
T163 /workspace/coverage/default/34.spi_device_mailbox.672363391 Jun 25 06:57:43 PM PDT 24 Jun 25 06:58:44 PM PDT 24 28742518223 ps
T896 /workspace/coverage/default/8.spi_device_tpm_all.2036812843 Jun 25 06:54:40 PM PDT 24 Jun 25 06:54:56 PM PDT 24 2685051155 ps
T897 /workspace/coverage/default/37.spi_device_mailbox.2923047724 Jun 25 06:57:54 PM PDT 24 Jun 25 06:57:58 PM PDT 24 429371332 ps
T898 /workspace/coverage/default/30.spi_device_upload.912294697 Jun 25 06:57:18 PM PDT 24 Jun 25 06:57:23 PM PDT 24 276050965 ps
T899 /workspace/coverage/default/29.spi_device_tpm_read_hw_reg.684292762 Jun 25 06:57:08 PM PDT 24 Jun 25 06:57:11 PM PDT 24 163660119 ps
T900 /workspace/coverage/default/20.spi_device_csb_read.4115941161 Jun 25 06:56:10 PM PDT 24 Jun 25 06:56:12 PM PDT 24 116788392 ps
T901 /workspace/coverage/default/23.spi_device_tpm_rw.290901720 Jun 25 06:56:31 PM PDT 24 Jun 25 06:56:33 PM PDT 24 62856774 ps
T902 /workspace/coverage/default/34.spi_device_pass_cmd_filtering.759985270 Jun 25 06:57:43 PM PDT 24 Jun 25 06:57:57 PM PDT 24 1366979848 ps
T903 /workspace/coverage/default/4.spi_device_flash_all.3920073426 Jun 25 06:54:17 PM PDT 24 Jun 25 06:55:12 PM PDT 24 8461971041 ps
T904 /workspace/coverage/default/11.spi_device_tpm_all.495607792 Jun 25 06:55:11 PM PDT 24 Jun 25 06:55:35 PM PDT 24 18081261647 ps
T905 /workspace/coverage/default/1.spi_device_tpm_read_hw_reg.1406491445 Jun 25 06:53:47 PM PDT 24 Jun 25 06:53:54 PM PDT 24 4055536563 ps
T906 /workspace/coverage/default/39.spi_device_mailbox.2941727861 Jun 25 06:58:11 PM PDT 24 Jun 25 06:58:31 PM PDT 24 6823309050 ps
T271 /workspace/coverage/default/40.spi_device_stress_all.3300193798 Jun 25 06:58:25 PM PDT 24 Jun 25 07:06:50 PM PDT 24 226433232061 ps
T907 /workspace/coverage/default/1.spi_device_pass_cmd_filtering.4197525120 Jun 25 06:53:47 PM PDT 24 Jun 25 06:53:56 PM PDT 24 10157653732 ps
T908 /workspace/coverage/default/46.spi_device_flash_and_tpm_min_idle.4065135551 Jun 25 06:58:53 PM PDT 24 Jun 25 07:00:01 PM PDT 24 7611653025 ps
T909 /workspace/coverage/default/10.spi_device_mailbox.480115551 Jun 25 06:55:01 PM PDT 24 Jun 25 06:55:08 PM PDT 24 6081399940 ps
T910 /workspace/coverage/default/26.spi_device_flash_mode.106150411 Jun 25 06:56:50 PM PDT 24 Jun 25 06:57:13 PM PDT 24 877351692 ps
T911 /workspace/coverage/default/26.spi_device_cfg_cmd.3403942803 Jun 25 06:56:49 PM PDT 24 Jun 25 06:56:54 PM PDT 24 87866122 ps
T912 /workspace/coverage/default/25.spi_device_mailbox.4119858160 Jun 25 06:56:43 PM PDT 24 Jun 25 06:57:16 PM PDT 24 20355746201 ps
T913 /workspace/coverage/default/2.spi_device_intercept.949167587 Jun 25 06:53:58 PM PDT 24 Jun 25 06:54:03 PM PDT 24 30525978 ps
T914 /workspace/coverage/default/34.spi_device_flash_all.1761705169 Jun 25 06:57:41 PM PDT 24 Jun 25 06:58:35 PM PDT 24 26947495203 ps
T915 /workspace/coverage/default/40.spi_device_upload.3186969555 Jun 25 06:58:17 PM PDT 24 Jun 25 06:58:37 PM PDT 24 5035430560 ps
T916 /workspace/coverage/default/44.spi_device_stress_all.1825914713 Jun 25 06:58:40 PM PDT 24 Jun 25 07:00:54 PM PDT 24 19004238484 ps
T917 /workspace/coverage/default/26.spi_device_upload.1210212427 Jun 25 06:56:52 PM PDT 24 Jun 25 06:56:59 PM PDT 24 1812648572 ps
T918 /workspace/coverage/default/20.spi_device_upload.3649213432 Jun 25 06:56:09 PM PDT 24 Jun 25 06:56:14 PM PDT 24 611812332 ps
T919 /workspace/coverage/default/5.spi_device_tpm_rw.2740746927 Jun 25 06:54:20 PM PDT 24 Jun 25 06:54:24 PM PDT 24 448145636 ps
T920 /workspace/coverage/default/19.spi_device_tpm_all.2093018333 Jun 25 06:56:03 PM PDT 24 Jun 25 06:56:04 PM PDT 24 37106987 ps
T921 /workspace/coverage/default/46.spi_device_flash_all.1206277398 Jun 25 06:58:52 PM PDT 24 Jun 25 06:59:10 PM PDT 24 2616091286 ps
T922 /workspace/coverage/default/44.spi_device_mailbox.3609205818 Jun 25 06:58:40 PM PDT 24 Jun 25 06:58:47 PM PDT 24 889662298 ps
T923 /workspace/coverage/default/17.spi_device_upload.1046719591 Jun 25 06:55:51 PM PDT 24 Jun 25 06:55:55 PM PDT 24 121003750 ps
T924 /workspace/coverage/default/44.spi_device_flash_and_tpm.4185352504 Jun 25 06:58:39 PM PDT 24 Jun 25 07:00:22 PM PDT 24 21342359983 ps
T925 /workspace/coverage/default/19.spi_device_upload.3205358849 Jun 25 06:56:05 PM PDT 24 Jun 25 06:56:37 PM PDT 24 9172589773 ps
T926 /workspace/coverage/default/7.spi_device_flash_and_tpm.859866424 Jun 25 06:54:40 PM PDT 24 Jun 25 06:57:11 PM PDT 24 20176916699 ps
T927 /workspace/coverage/default/37.spi_device_flash_and_tpm_min_idle.3194441260 Jun 25 06:58:03 PM PDT 24 Jun 25 07:01:59 PM PDT 24 100663978304 ps
T928 /workspace/coverage/default/15.spi_device_flash_and_tpm_min_idle.1426172711 Jun 25 06:55:39 PM PDT 24 Jun 25 06:57:52 PM PDT 24 34044002978 ps
T929 /workspace/coverage/default/33.spi_device_read_buffer_direct.3906300559 Jun 25 06:57:37 PM PDT 24 Jun 25 06:57:46 PM PDT 24 721329593 ps
T930 /workspace/coverage/default/23.spi_device_pass_cmd_filtering.628573923 Jun 25 06:56:31 PM PDT 24 Jun 25 06:56:40 PM PDT 24 2003782414 ps
T931 /workspace/coverage/default/15.spi_device_tpm_rw.779184306 Jun 25 06:55:37 PM PDT 24 Jun 25 06:55:39 PM PDT 24 54083577 ps
T932 /workspace/coverage/default/21.spi_device_mailbox.1146084963 Jun 25 06:56:22 PM PDT 24 Jun 25 06:56:29 PM PDT 24 242906292 ps
T933 /workspace/coverage/default/19.spi_device_flash_and_tpm.937330823 Jun 25 06:56:03 PM PDT 24 Jun 25 06:56:53 PM PDT 24 12037018663 ps
T934 /workspace/coverage/default/20.spi_device_intercept.3549004489 Jun 25 06:56:09 PM PDT 24 Jun 25 06:56:18 PM PDT 24 421933930 ps
T935 /workspace/coverage/default/45.spi_device_tpm_all.3641097877 Jun 25 06:58:51 PM PDT 24 Jun 25 06:59:25 PM PDT 24 24297307241 ps
T936 /workspace/coverage/default/6.spi_device_flash_and_tpm.2492220381 Jun 25 06:54:36 PM PDT 24 Jun 25 06:55:15 PM PDT 24 17396408163 ps
T937 /workspace/coverage/default/22.spi_device_pass_addr_payload_swap.4251621955 Jun 25 06:56:23 PM PDT 24 Jun 25 06:56:41 PM PDT 24 3842305936 ps
T938 /workspace/coverage/default/41.spi_device_mailbox.2016677411 Jun 25 06:58:27 PM PDT 24 Jun 25 06:59:49 PM PDT 24 7951144280 ps
T939 /workspace/coverage/default/6.spi_device_alert_test.387926201 Jun 25 06:54:34 PM PDT 24 Jun 25 06:54:37 PM PDT 24 14548012 ps
T940 /workspace/coverage/default/16.spi_device_mailbox.3561135990 Jun 25 06:55:44 PM PDT 24 Jun 25 06:57:10 PM PDT 24 10524405322 ps
T941 /workspace/coverage/default/49.spi_device_upload.206305192 Jun 25 06:59:13 PM PDT 24 Jun 25 06:59:30 PM PDT 24 12439537091 ps
T942 /workspace/coverage/default/4.spi_device_stress_all.284259891 Jun 25 06:54:21 PM PDT 24 Jun 25 06:54:23 PM PDT 24 36095977 ps
T943 /workspace/coverage/default/12.spi_device_tpm_all.1798622798 Jun 25 06:55:15 PM PDT 24 Jun 25 06:55:22 PM PDT 24 280770161 ps
T944 /workspace/coverage/default/27.spi_device_csb_read.1488917808 Jun 25 06:56:55 PM PDT 24 Jun 25 06:56:57 PM PDT 24 27667811 ps
T945 /workspace/coverage/default/24.spi_device_upload.454506211 Jun 25 06:56:42 PM PDT 24 Jun 25 06:56:47 PM PDT 24 2502071334 ps
T946 /workspace/coverage/default/47.spi_device_flash_mode.1307732658 Jun 25 06:59:03 PM PDT 24 Jun 25 06:59:10 PM PDT 24 205664428 ps
T947 /workspace/coverage/default/37.spi_device_alert_test.2179557965 Jun 25 06:58:04 PM PDT 24 Jun 25 06:58:06 PM PDT 24 49454159 ps
T948 /workspace/coverage/default/17.spi_device_alert_test.3357253866 Jun 25 06:55:58 PM PDT 24 Jun 25 06:56:00 PM PDT 24 25047555 ps
T949 /workspace/coverage/default/31.spi_device_tpm_sts_read.2033336287 Jun 25 06:57:23 PM PDT 24 Jun 25 06:57:25 PM PDT 24 28463079 ps
T950 /workspace/coverage/default/31.spi_device_tpm_read_hw_reg.324254319 Jun 25 06:57:15 PM PDT 24 Jun 25 06:57:18 PM PDT 24 1229443785 ps
T951 /workspace/coverage/default/37.spi_device_csb_read.2460731387 Jun 25 06:57:54 PM PDT 24 Jun 25 06:57:56 PM PDT 24 43346698 ps
T952 /workspace/coverage/default/32.spi_device_pass_cmd_filtering.3874347266 Jun 25 06:57:28 PM PDT 24 Jun 25 06:57:43 PM PDT 24 3896223829 ps
T953 /workspace/coverage/default/8.spi_device_read_buffer_direct.3786281586 Jun 25 06:54:48 PM PDT 24 Jun 25 06:54:56 PM PDT 24 230451318 ps
T954 /workspace/coverage/default/42.spi_device_upload.4113093242 Jun 25 06:58:31 PM PDT 24 Jun 25 06:58:36 PM PDT 24 793099913 ps
T955 /workspace/coverage/default/21.spi_device_stress_all.2175682941 Jun 25 06:56:22 PM PDT 24 Jun 25 06:59:59 PM PDT 24 87963367076 ps
T956 /workspace/coverage/default/15.spi_device_pass_cmd_filtering.1201393567 Jun 25 06:55:37 PM PDT 24 Jun 25 06:55:47 PM PDT 24 2406090616 ps
T110 /workspace/coverage/default/27.spi_device_flash_and_tpm_min_idle.1045501505 Jun 25 06:56:59 PM PDT 24 Jun 25 06:58:12 PM PDT 24 3214890495 ps
T957 /workspace/coverage/default/7.spi_device_tpm_all.4204753082 Jun 25 06:54:35 PM PDT 24 Jun 25 06:54:38 PM PDT 24 18324410 ps
T958 /workspace/coverage/default/48.spi_device_flash_all.2307403046 Jun 25 06:59:11 PM PDT 24 Jun 25 06:59:20 PM PDT 24 432220898 ps
T959 /workspace/coverage/cover_reg_top/22.spi_device_intr_test.4072056360 Jun 25 05:09:57 PM PDT 24 Jun 25 05:10:02 PM PDT 24 11558022 ps
T53 /workspace/coverage/cover_reg_top/11.spi_device_tl_intg_err.1140940180 Jun 25 05:09:38 PM PDT 24 Jun 25 05:09:52 PM PDT 24 391220263 ps
T54 /workspace/coverage/cover_reg_top/19.spi_device_tl_errors.4071236299 Jun 25 05:09:47 PM PDT 24 Jun 25 05:09:51 PM PDT 24 51208147 ps
T95 /workspace/coverage/cover_reg_top/1.spi_device_csr_rw.1815457996 Jun 25 05:09:27 PM PDT 24 Jun 25 05:09:30 PM PDT 24 151728860 ps
T960 /workspace/coverage/cover_reg_top/4.spi_device_intr_test.1505677892 Jun 25 05:09:29 PM PDT 24 Jun 25 05:09:32 PM PDT 24 28854807 ps
T961 /workspace/coverage/cover_reg_top/35.spi_device_intr_test.1668958236 Jun 25 05:09:57 PM PDT 24 Jun 25 05:10:02 PM PDT 24 24727120 ps
T55 /workspace/coverage/cover_reg_top/14.spi_device_tl_errors.2080436794 Jun 25 05:09:46 PM PDT 24 Jun 25 05:09:49 PM PDT 24 204644244 ps
T63 /workspace/coverage/cover_reg_top/2.spi_device_csr_hw_reset.2652342191 Jun 25 05:09:30 PM PDT 24 Jun 25 05:09:34 PM PDT 24 18824809 ps
T962 /workspace/coverage/cover_reg_top/43.spi_device_intr_test.3071025371 Jun 25 05:09:56 PM PDT 24 Jun 25 05:10:01 PM PDT 24 18107089 ps
T111 /workspace/coverage/cover_reg_top/12.spi_device_same_csr_outstanding.3850186289 Jun 25 05:09:37 PM PDT 24 Jun 25 05:09:43 PM PDT 24 67393051 ps
T78 /workspace/coverage/cover_reg_top/2.spi_device_tl_intg_err.1655475602 Jun 25 05:09:31 PM PDT 24 Jun 25 05:09:58 PM PDT 24 5824336235 ps
T64 /workspace/coverage/cover_reg_top/0.spi_device_csr_hw_reset.3090000998 Jun 25 05:09:21 PM PDT 24 Jun 25 05:09:24 PM PDT 24 106897464 ps
T77 /workspace/coverage/cover_reg_top/16.spi_device_tl_errors.2969098966 Jun 25 05:09:46 PM PDT 24 Jun 25 05:09:51 PM PDT 24 150487229 ps
T79 /workspace/coverage/cover_reg_top/0.spi_device_tl_intg_err.2542563925 Jun 25 05:09:18 PM PDT 24 Jun 25 05:09:25 PM PDT 24 199995654 ps
T91 /workspace/coverage/cover_reg_top/1.spi_device_tl_intg_err.3396920900 Jun 25 05:09:19 PM PDT 24 Jun 25 05:09:27 PM PDT 24 107829048 ps
T93 /workspace/coverage/cover_reg_top/3.spi_device_tl_intg_err.14445017 Jun 25 05:09:32 PM PDT 24 Jun 25 05:09:50 PM PDT 24 751669663 ps
T81 /workspace/coverage/cover_reg_top/7.spi_device_tl_errors.3663305213 Jun 25 05:09:28 PM PDT 24 Jun 25 05:09:31 PM PDT 24 121515988 ps
T963 /workspace/coverage/cover_reg_top/7.spi_device_intr_test.1979575233 Jun 25 05:09:37 PM PDT 24 Jun 25 05:09:40 PM PDT 24 22823217 ps
T82 /workspace/coverage/cover_reg_top/0.spi_device_tl_errors.2037015338 Jun 25 05:09:19 PM PDT 24 Jun 25 05:09:25 PM PDT 24 53542177 ps
T92 /workspace/coverage/cover_reg_top/19.spi_device_csr_mem_rw_with_rand_reset.2469826327 Jun 25 05:09:49 PM PDT 24 Jun 25 05:09:52 PM PDT 24 86759918 ps
T83 /workspace/coverage/cover_reg_top/10.spi_device_tl_errors.2996870340 Jun 25 05:09:40 PM PDT 24 Jun 25 05:09:44 PM PDT 24 44468255 ps
T96 /workspace/coverage/cover_reg_top/18.spi_device_csr_rw.1448419013 Jun 25 05:09:53 PM PDT 24 Jun 25 05:09:57 PM PDT 24 115105148 ps
T97 /workspace/coverage/cover_reg_top/13.spi_device_csr_rw.1791176679 Jun 25 05:09:38 PM PDT 24 Jun 25 05:09:41 PM PDT 24 70916271 ps
T112 /workspace/coverage/cover_reg_top/2.spi_device_csr_rw.4177065323 Jun 25 05:09:26 PM PDT 24 Jun 25 05:09:29 PM PDT 24 67762321 ps
T964 /workspace/coverage/cover_reg_top/49.spi_device_intr_test.839271379 Jun 25 05:09:54 PM PDT 24 Jun 25 05:09:56 PM PDT 24 14798712 ps
T965 /workspace/coverage/cover_reg_top/12.spi_device_intr_test.2936219306 Jun 25 05:09:36 PM PDT 24 Jun 25 05:09:38 PM PDT 24 25313785 ps
T98 /workspace/coverage/cover_reg_top/6.spi_device_csr_rw.4264111791 Jun 25 05:09:25 PM PDT 24 Jun 25 05:09:28 PM PDT 24 132988815 ps
T113 /workspace/coverage/cover_reg_top/4.spi_device_csr_rw.2819229615 Jun 25 05:09:28 PM PDT 24 Jun 25 05:09:31 PM PDT 24 21383913 ps
T94 /workspace/coverage/cover_reg_top/15.spi_device_csr_mem_rw_with_rand_reset.4294252540 Jun 25 05:09:46 PM PDT 24 Jun 25 05:09:49 PM PDT 24 913861383 ps
T966 /workspace/coverage/cover_reg_top/21.spi_device_intr_test.1947804586 Jun 25 05:09:55 PM PDT 24 Jun 25 05:09:57 PM PDT 24 30197058 ps
T967 /workspace/coverage/cover_reg_top/2.spi_device_same_csr_outstanding.1029493043 Jun 25 05:09:26 PM PDT 24 Jun 25 05:09:29 PM PDT 24 264862159 ps
T968 /workspace/coverage/cover_reg_top/15.spi_device_intr_test.1832692447 Jun 25 05:09:46 PM PDT 24 Jun 25 05:09:48 PM PDT 24 32115246 ps
T87 /workspace/coverage/cover_reg_top/12.spi_device_tl_errors.943253905 Jun 25 05:09:40 PM PDT 24 Jun 25 05:09:46 PM PDT 24 139182591 ps
T90 /workspace/coverage/cover_reg_top/18.spi_device_csr_mem_rw_with_rand_reset.805154304 Jun 25 05:09:54 PM PDT 24 Jun 25 05:10:00 PM PDT 24 158060996 ps
T99 /workspace/coverage/cover_reg_top/3.spi_device_mem_partial_access.3022009182 Jun 25 05:09:32 PM PDT 24 Jun 25 05:09:36 PM PDT 24 84950973 ps
T102 /workspace/coverage/cover_reg_top/10.spi_device_csr_rw.2547611868 Jun 25 05:09:39 PM PDT 24 Jun 25 05:09:43 PM PDT 24 62770949 ps
T969 /workspace/coverage/cover_reg_top/26.spi_device_intr_test.2095958778 Jun 25 05:09:56 PM PDT 24 Jun 25 05:10:00 PM PDT 24 55622587 ps
T970 /workspace/coverage/cover_reg_top/4.spi_device_mem_walk.1768620943 Jun 25 05:09:33 PM PDT 24 Jun 25 05:09:36 PM PDT 24 11478261 ps
T122 /workspace/coverage/cover_reg_top/11.spi_device_same_csr_outstanding.3565663666 Jun 25 05:09:38 PM PDT 24 Jun 25 05:09:42 PM PDT 24 366646500 ps
T971 /workspace/coverage/cover_reg_top/12.spi_device_csr_mem_rw_with_rand_reset.4172437158 Jun 25 05:09:37 PM PDT 24 Jun 25 05:09:43 PM PDT 24 372336978 ps
T123 /workspace/coverage/cover_reg_top/13.spi_device_tl_intg_err.890241308 Jun 25 05:09:36 PM PDT 24 Jun 25 05:09:46 PM PDT 24 2254965207 ps
T972 /workspace/coverage/cover_reg_top/3.spi_device_same_csr_outstanding.865491098 Jun 25 05:09:31 PM PDT 24 Jun 25 05:09:37 PM PDT 24 410027570 ps
T84 /workspace/coverage/cover_reg_top/3.spi_device_tl_errors.3995282566 Jun 25 05:09:28 PM PDT 24 Jun 25 05:09:33 PM PDT 24 290695237 ps
T973 /workspace/coverage/cover_reg_top/3.spi_device_mem_walk.2954446763 Jun 25 05:09:27 PM PDT 24 Jun 25 05:09:29 PM PDT 24 11807589 ps
T974 /workspace/coverage/cover_reg_top/13.spi_device_csr_mem_rw_with_rand_reset.345862800 Jun 25 05:09:37 PM PDT 24 Jun 25 05:09:41 PM PDT 24 308123182 ps
T86 /workspace/coverage/cover_reg_top/4.spi_device_tl_errors.2148990044 Jun 25 05:09:28 PM PDT 24 Jun 25 05:09:33 PM PDT 24 103859863 ps
T975 /workspace/coverage/cover_reg_top/32.spi_device_intr_test.3389640819 Jun 25 05:09:56 PM PDT 24 Jun 25 05:10:01 PM PDT 24 134943836 ps
T976 /workspace/coverage/cover_reg_top/6.spi_device_intr_test.134404887 Jun 25 05:09:30 PM PDT 24 Jun 25 05:09:32 PM PDT 24 19263654 ps
T100 /workspace/coverage/cover_reg_top/14.spi_device_csr_rw.4072592840 Jun 25 05:09:46 PM PDT 24 Jun 25 05:09:50 PM PDT 24 194792666 ps
T977 /workspace/coverage/cover_reg_top/0.spi_device_same_csr_outstanding.3435003704 Jun 25 05:09:17 PM PDT 24 Jun 25 05:09:20 PM PDT 24 43745783 ps
T978 /workspace/coverage/cover_reg_top/14.spi_device_csr_mem_rw_with_rand_reset.1291142424 Jun 25 05:09:46 PM PDT 24 Jun 25 05:09:51 PM PDT 24 64254254 ps
T979 /workspace/coverage/cover_reg_top/1.spi_device_mem_walk.4165549066 Jun 25 05:09:21 PM PDT 24 Jun 25 05:09:24 PM PDT 24 17874952 ps
T980 /workspace/coverage/cover_reg_top/14.spi_device_same_csr_outstanding.920857071 Jun 25 05:09:52 PM PDT 24 Jun 25 05:09:57 PM PDT 24 379240656 ps
T981 /workspace/coverage/cover_reg_top/5.spi_device_intr_test.197196303 Jun 25 05:09:31 PM PDT 24 Jun 25 05:09:34 PM PDT 24 20005752 ps
T982 /workspace/coverage/cover_reg_top/10.spi_device_csr_mem_rw_with_rand_reset.2170347264 Jun 25 05:09:37 PM PDT 24 Jun 25 05:09:43 PM PDT 24 240365585 ps
T124 /workspace/coverage/cover_reg_top/14.spi_device_tl_intg_err.1786881446 Jun 25 05:09:46 PM PDT 24 Jun 25 05:10:04 PM PDT 24 13840668392 ps
T983 /workspace/coverage/cover_reg_top/11.spi_device_intr_test.404242335 Jun 25 05:09:40 PM PDT 24 Jun 25 05:09:43 PM PDT 24 14933276 ps
T984 /workspace/coverage/cover_reg_top/18.spi_device_same_csr_outstanding.4039054523 Jun 25 05:09:53 PM PDT 24 Jun 25 05:09:56 PM PDT 24 536130794 ps
T985 /workspace/coverage/cover_reg_top/7.spi_device_same_csr_outstanding.815848053 Jun 25 05:09:39 PM PDT 24 Jun 25 05:09:44 PM PDT 24 63523230 ps
T986 /workspace/coverage/cover_reg_top/13.spi_device_intr_test.1153362390 Jun 25 05:09:39 PM PDT 24 Jun 25 05:09:41 PM PDT 24 113583830 ps
T987 /workspace/coverage/cover_reg_top/33.spi_device_intr_test.221408832 Jun 25 05:09:57 PM PDT 24 Jun 25 05:10:01 PM PDT 24 22984753 ps
T988 /workspace/coverage/cover_reg_top/31.spi_device_intr_test.1714986026 Jun 25 05:09:55 PM PDT 24 Jun 25 05:09:58 PM PDT 24 26011152 ps
T101 /workspace/coverage/cover_reg_top/11.spi_device_csr_rw.3550366242 Jun 25 05:09:38 PM PDT 24 Jun 25 05:09:42 PM PDT 24 34029810 ps
T85 /workspace/coverage/cover_reg_top/6.spi_device_tl_errors.4046576081 Jun 25 05:09:31 PM PDT 24 Jun 25 05:09:39 PM PDT 24 201340361 ps
T989 /workspace/coverage/cover_reg_top/30.spi_device_intr_test.899246045 Jun 25 05:09:56 PM PDT 24 Jun 25 05:10:01 PM PDT 24 74441680 ps
T88 /workspace/coverage/cover_reg_top/11.spi_device_tl_errors.2838939361 Jun 25 05:09:36 PM PDT 24 Jun 25 05:09:41 PM PDT 24 305671760 ps
T990 /workspace/coverage/cover_reg_top/29.spi_device_intr_test.3711436334 Jun 25 05:09:55 PM PDT 24 Jun 25 05:09:59 PM PDT 24 22234672 ps
T65 /workspace/coverage/cover_reg_top/1.spi_device_csr_hw_reset.3695998657 Jun 25 05:09:30 PM PDT 24 Jun 25 05:09:34 PM PDT 24 78092851 ps
T125 /workspace/coverage/cover_reg_top/6.spi_device_csr_mem_rw_with_rand_reset.1475284767 Jun 25 05:09:31 PM PDT 24 Jun 25 05:09:38 PM PDT 24 1138843966 ps
T126 /workspace/coverage/cover_reg_top/8.spi_device_csr_mem_rw_with_rand_reset.274020027 Jun 25 05:09:37 PM PDT 24 Jun 25 05:09:42 PM PDT 24 319085102 ps
T149 /workspace/coverage/cover_reg_top/7.spi_device_tl_intg_err.2892975724 Jun 25 05:09:41 PM PDT 24 Jun 25 05:09:51 PM PDT 24 390090035 ps
T991 /workspace/coverage/cover_reg_top/48.spi_device_intr_test.205492402 Jun 25 05:09:54 PM PDT 24 Jun 25 05:09:56 PM PDT 24 22491431 ps
T992 /workspace/coverage/cover_reg_top/1.spi_device_tl_errors.3703891400 Jun 25 05:09:18 PM PDT 24 Jun 25 05:09:22 PM PDT 24 200947632 ps
T148 /workspace/coverage/cover_reg_top/15.spi_device_tl_intg_err.2549798099 Jun 25 05:09:45 PM PDT 24 Jun 25 05:10:06 PM PDT 24 1175132453 ps
T993 /workspace/coverage/cover_reg_top/16.spi_device_same_csr_outstanding.3010516 Jun 25 05:09:50 PM PDT 24 Jun 25 05:09:54 PM PDT 24 298531385 ps
T994 /workspace/coverage/cover_reg_top/2.spi_device_intr_test.2389878511 Jun 25 05:09:27 PM PDT 24 Jun 25 05:09:28 PM PDT 24 15471081 ps
T89 /workspace/coverage/cover_reg_top/8.spi_device_tl_errors.3405235270 Jun 25 05:09:39 PM PDT 24 Jun 25 05:09:43 PM PDT 24 206359812 ps
T995 /workspace/coverage/cover_reg_top/36.spi_device_intr_test.384488333 Jun 25 05:09:56 PM PDT 24 Jun 25 05:10:00 PM PDT 24 64972086 ps
T996 /workspace/coverage/cover_reg_top/16.spi_device_intr_test.4077398158 Jun 25 05:09:48 PM PDT 24 Jun 25 05:09:50 PM PDT 24 11189619 ps
T997 /workspace/coverage/cover_reg_top/34.spi_device_intr_test.2617551344 Jun 25 05:09:55 PM PDT 24 Jun 25 05:10:00 PM PDT 24 42751351 ps
T103 /workspace/coverage/cover_reg_top/17.spi_device_csr_rw.589630417 Jun 25 05:09:45 PM PDT 24 Jun 25 05:09:48 PM PDT 24 68112497 ps
T998 /workspace/coverage/cover_reg_top/38.spi_device_intr_test.517655999 Jun 25 05:09:56 PM PDT 24 Jun 25 05:10:00 PM PDT 24 16878188 ps
T999 /workspace/coverage/cover_reg_top/3.spi_device_csr_mem_rw_with_rand_reset.2197705824 Jun 25 05:09:31 PM PDT 24 Jun 25 05:09:38 PM PDT 24 54067421 ps
T1000 /workspace/coverage/cover_reg_top/15.spi_device_same_csr_outstanding.3799144547 Jun 25 05:09:46 PM PDT 24 Jun 25 05:09:50 PM PDT 24 115527239 ps
T1001 /workspace/coverage/cover_reg_top/2.spi_device_csr_mem_rw_with_rand_reset.1469321401 Jun 25 05:09:29 PM PDT 24 Jun 25 05:09:32 PM PDT 24 304450807 ps
T1002 /workspace/coverage/cover_reg_top/8.spi_device_intr_test.84316344 Jun 25 05:09:38 PM PDT 24 Jun 25 05:09:41 PM PDT 24 14768265 ps
T1003 /workspace/coverage/cover_reg_top/13.spi_device_same_csr_outstanding.1677712786 Jun 25 05:09:37 PM PDT 24 Jun 25 05:09:42 PM PDT 24 232103843 ps
T1004 /workspace/coverage/cover_reg_top/17.spi_device_csr_mem_rw_with_rand_reset.3294797634 Jun 25 05:09:50 PM PDT 24 Jun 25 05:09:56 PM PDT 24 227327052 ps
T1005 /workspace/coverage/cover_reg_top/17.spi_device_same_csr_outstanding.3523605188 Jun 25 05:09:52 PM PDT 24 Jun 25 05:09:56 PM PDT 24 47434179 ps
T1006 /workspace/coverage/cover_reg_top/13.spi_device_tl_errors.981876647 Jun 25 05:09:37 PM PDT 24 Jun 25 05:09:43 PM PDT 24 125893104 ps
T104 /workspace/coverage/cover_reg_top/0.spi_device_mem_partial_access.2237828672 Jun 25 05:09:19 PM PDT 24 Jun 25 05:09:22 PM PDT 24 18780160 ps
T105 /workspace/coverage/cover_reg_top/3.spi_device_csr_rw.1012715124 Jun 25 05:09:29 PM PDT 24 Jun 25 05:09:33 PM PDT 24 64088543 ps
T1007 /workspace/coverage/cover_reg_top/9.spi_device_same_csr_outstanding.1538129091 Jun 25 05:09:39 PM PDT 24 Jun 25 05:09:44 PM PDT 24 45218254 ps
T106 /workspace/coverage/cover_reg_top/1.spi_device_mem_partial_access.1355564052 Jun 25 05:09:28 PM PDT 24 Jun 25 05:09:31 PM PDT 24 181969467 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%