Unified Coverage Report :: Module :: prim_generic_ram_1r1w

Module : prim_generic_ram_1r1w

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic	100.00	100.00				100.00	100.00
tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic	100.00	100.00				100.00	100.00

---

Module Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_mem

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_mem

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Module : prim_generic_ram_1r1w

	Line No.	Total	Covered	Percent
TOTAL		11	11	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
ALWAYS	66	4	4	100.00
ALWAYS	77	2	2	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
45	1	1
54	4	4
66	1	1
67	1	1
68	1	1
69	1	1
			MISSING_ELSE
			MISSING_ELSE
77	1	1
78	1	1
			MISSING_ELSE

---

Branch Coverage for Module : prim_generic_ram_1r1w

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
IF	66	2	2	100.00
IF	77	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	66	if (a_req_i)

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	77	if (b_req_i)

Branches:

-1-	Status	Tests
1	Covered	T1,T3,T6
0	Covered	T1,T2,T3

---

Assert Coverage for Module : prim_generic_ram_1r1w

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	4	4	100.00	4	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	4	4	100.00	4	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
gen_wmask[0].MaskCheckPortA_A	599403514	3267118	0	0
gen_wmask[1].MaskCheckPortA_A	599403514	3267118	0	0
gen_wmask[2].MaskCheckPortA_A	599403514	3267118	0	0
gen_wmask[3].MaskCheckPortA_A	599403514	3267118	0	0

gen_wmask[0].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	599403514	3267118	0	0
T1	359498	8446	0	0
T2	11316	832	0	0
T3	776320	14152	0	0
T4	75120	832	0	0
T5	5280	0	0	0
T6	931191	3473	0	0
T7	2687	17	0	0
T8	62124	832	0	0
T9	277752	0	0	0
T10	87364	832	0	0
T11	27520	832	0	0
T12	0	832	0	0
T13	0	9075	0	0
T15	0	939	0	0
T23	0	1252	0	0
T31	0	139	0	0
T32	0	645	0	0
T33	0	38	0	0

gen_wmask[1].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	599403514	3267118	0	0
T1	359498	8446	0	0
T2	11316	832	0	0
T3	776320	14152	0	0
T4	75120	832	0	0
T5	5280	0	0	0
T6	931191	3473	0	0
T7	2687	17	0	0
T8	62124	832	0	0
T9	277752	0	0	0
T10	87364	832	0	0
T11	27520	832	0	0
T12	0	832	0	0
T13	0	9075	0	0
T15	0	939	0	0
T23	0	1252	0	0
T31	0	139	0	0
T32	0	645	0	0
T33	0	38	0	0

gen_wmask[2].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	599403514	3267118	0	0
T1	359498	8446	0	0
T2	11316	832	0	0
T3	776320	14152	0	0
T4	75120	832	0	0
T5	5280	0	0	0
T6	931191	3473	0	0
T7	2687	17	0	0
T8	62124	832	0	0
T9	277752	0	0	0
T10	87364	832	0	0
T11	27520	832	0	0
T12	0	832	0	0
T13	0	9075	0	0
T15	0	939	0	0
T23	0	1252	0	0
T31	0	139	0	0
T32	0	645	0	0
T33	0	38	0	0

gen_wmask[3].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	599403514	3267118	0	0
T1	359498	8446	0	0
T2	11316	832	0	0
T3	776320	14152	0	0
T4	75120	832	0	0
T5	5280	0	0	0
T6	931191	3473	0	0
T7	2687	17	0	0
T8	62124	832	0	0
T9	277752	0	0	0
T10	87364	832	0	0
T11	27520	832	0	0
T12	0	832	0	0
T13	0	9075	0	0
T15	0	939	0	0
T23	0	1252	0	0
T31	0	139	0	0
T32	0	645	0	0
T33	0	38	0	0

Line Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic

	Line No.	Total	Covered	Percent
TOTAL		11	11	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
ALWAYS	66	4	4	100.00
ALWAYS	77	2	2	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
45	1	1
54	4	4
66	1	1
67	1	1
68	1	1
69	1	1
			==> MISSING_ELSE
			MISSING_ELSE
77	1	1
78	1	1
			MISSING_ELSE

---

Branch Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
IF	66	2	2	100.00
IF	77	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	66	if (a_req_i)

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	77	if (b_req_i)

Branches:

-1-	Status	Tests
1	Covered	T1,T3,T6
0	Covered	T1,T3,T4

---

Assert Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	4	4	100.00	4	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	4	4	100.00	4	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
gen_wmask[0].MaskCheckPortA_A	454933626	2018153	0	0
gen_wmask[1].MaskCheckPortA_A	454933626	2018153	0	0
gen_wmask[2].MaskCheckPortA_A	454933626	2018153	0	0
gen_wmask[3].MaskCheckPortA_A	454933626	2018153	0	0

gen_wmask[0].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	454933626	2018153	0	0
T1	109490	4992	0	0
T2	11316	832	0	0
T3	270382	6498	0	0
T4	64848	832	0	0
T5	4632	0	0	0
T6	748013	1744	0	0
T7	1919	13	0	0
T8	45258	832	0	0
T9	231660	0	0	0
T10	35682	832	0	0
T11	0	832	0	0
T12	0	832	0	0

gen_wmask[1].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	454933626	2018153	0	0
T1	109490	4992	0	0
T2	11316	832	0	0
T3	270382	6498	0	0
T4	64848	832	0	0
T5	4632	0	0	0
T6	748013	1744	0	0
T7	1919	13	0	0
T8	45258	832	0	0
T9	231660	0	0	0
T10	35682	832	0	0
T11	0	832	0	0
T12	0	832	0	0

gen_wmask[2].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	454933626	2018153	0	0
T1	109490	4992	0	0
T2	11316	832	0	0
T3	270382	6498	0	0
T4	64848	832	0	0
T5	4632	0	0	0
T6	748013	1744	0	0
T7	1919	13	0	0
T8	45258	832	0	0
T9	231660	0	0	0
T10	35682	832	0	0
T11	0	832	0	0
T12	0	832	0	0

gen_wmask[3].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	454933626	2018153	0	0
T1	109490	4992	0	0
T2	11316	832	0	0
T3	270382	6498	0	0
T4	64848	832	0	0
T5	4632	0	0	0
T6	748013	1744	0	0
T7	1919	13	0	0
T8	45258	832	0	0
T9	231660	0	0	0
T10	35682	832	0	0
T11	0	832	0	0
T12	0	832	0	0

Line Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic

	Line No.	Total	Covered	Percent
TOTAL		11	11	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
ALWAYS	66	4	4	100.00
ALWAYS	77	2	2	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
45	1	1
54	4	4
66	1	1
67	1	1
68	1	1
69	1	1
			MISSING_ELSE
			MISSING_ELSE
77	1	1
78	1	1
			MISSING_ELSE

---

Branch Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
IF	66	2	2	100.00
IF	77	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	66	if (a_req_i)

Branches:

-1-	Status	Tests
1	Covered	T1,T3,T6
0	Covered	T1,T3,T4

	LineNo.	Expression
-1-:	77	if (b_req_i)

Branches:

-1-	Status	Tests
1	Covered	T1,T3,T6
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	4	4	100.00	4	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	4	4	100.00	4	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
gen_wmask[0].MaskCheckPortA_A	144469888	1248965	0	0
gen_wmask[1].MaskCheckPortA_A	144469888	1248965	0	0
gen_wmask[2].MaskCheckPortA_A	144469888	1248965	0	0
gen_wmask[3].MaskCheckPortA_A	144469888	1248965	0	0

gen_wmask[0].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	144469888	1248965	0	0
T1	250008	3454	0	0
T3	505938	7654	0	0
T4	10272	0	0	0
T5	648	0	0	0
T6	183178	1729	0	0
T7	768	4	0	0
T8	16866	0	0	0
T9	46092	0	0	0
T10	51682	0	0	0
T11	27520	0	0	0
T13	0	9075	0	0
T15	0	939	0	0
T23	0	1252	0	0
T31	0	139	0	0
T32	0	645	0	0
T33	0	38	0	0

gen_wmask[1].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	144469888	1248965	0	0
T1	250008	3454	0	0
T3	505938	7654	0	0
T4	10272	0	0	0
T5	648	0	0	0
T6	183178	1729	0	0
T7	768	4	0	0
T8	16866	0	0	0
T9	46092	0	0	0
T10	51682	0	0	0
T11	27520	0	0	0
T13	0	9075	0	0
T15	0	939	0	0
T23	0	1252	0	0
T31	0	139	0	0
T32	0	645	0	0
T33	0	38	0	0

gen_wmask[2].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	144469888	1248965	0	0
T1	250008	3454	0	0
T3	505938	7654	0	0
T4	10272	0	0	0
T5	648	0	0	0
T6	183178	1729	0	0
T7	768	4	0	0
T8	16866	0	0	0
T9	46092	0	0	0
T10	51682	0	0	0
T11	27520	0	0	0
T13	0	9075	0	0
T15	0	939	0	0
T23	0	1252	0	0
T31	0	139	0	0
T32	0	645	0	0
T33	0	38	0	0

gen_wmask[3].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	144469888	1248965	0	0
T1	250008	3454	0	0
T3	505938	7654	0	0
T4	10272	0	0	0
T5	648	0	0	0
T6	183178	1729	0	0
T7	768	4	0	0
T8	16866	0	0	0
T9	46092	0	0	0
T10	51682	0	0	0
T11	27520	0	0	0
T13	0	9075	0	0
T15	0	939	0	0
T23	0	1252	0	0
T31	0	139	0	0
T32	0	645	0	0
T33	0	38	0	0