Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.04 98.38 93.99 98.62 89.36 97.19 95.45 99.26


Total test records in report: 1131
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html

T805 /workspace/coverage/default/17.spi_device_flash_and_tpm_min_idle.641807743 Jul 31 07:36:14 PM PDT 24 Jul 31 07:39:13 PM PDT 24 16812145870 ps
T806 /workspace/coverage/default/21.spi_device_pass_addr_payload_swap.3339407548 Jul 31 07:36:31 PM PDT 24 Jul 31 07:36:40 PM PDT 24 1109039859 ps
T807 /workspace/coverage/default/48.spi_device_intercept.1799803580 Jul 31 07:38:34 PM PDT 24 Jul 31 07:38:38 PM PDT 24 148285206 ps
T808 /workspace/coverage/default/17.spi_device_csb_read.2884722205 Jul 31 07:36:13 PM PDT 24 Jul 31 07:36:14 PM PDT 24 59114186 ps
T809 /workspace/coverage/default/14.spi_device_stress_all.3929764847 Jul 31 07:36:00 PM PDT 24 Jul 31 07:36:01 PM PDT 24 191313327 ps
T810 /workspace/coverage/default/11.spi_device_flash_all.329330178 Jul 31 07:35:40 PM PDT 24 Jul 31 07:38:33 PM PDT 24 46342550224 ps
T811 /workspace/coverage/default/29.spi_device_flash_all.3753198998 Jul 31 07:37:06 PM PDT 24 Jul 31 07:38:35 PM PDT 24 48672398726 ps
T812 /workspace/coverage/default/13.spi_device_csb_read.1026556288 Jul 31 07:35:47 PM PDT 24 Jul 31 07:35:48 PM PDT 24 13030519 ps
T813 /workspace/coverage/default/39.spi_device_flash_and_tpm_min_idle.3665014745 Jul 31 07:37:55 PM PDT 24 Jul 31 07:38:52 PM PDT 24 3154175537 ps
T814 /workspace/coverage/default/17.spi_device_flash_all.1442908983 Jul 31 07:36:14 PM PDT 24 Jul 31 07:38:46 PM PDT 24 20287144033 ps
T815 /workspace/coverage/default/16.spi_device_flash_and_tpm_min_idle.3263265654 Jul 31 07:36:14 PM PDT 24 Jul 31 07:38:03 PM PDT 24 11179017140 ps
T816 /workspace/coverage/default/21.spi_device_tpm_all.2699567975 Jul 31 07:36:44 PM PDT 24 Jul 31 07:37:13 PM PDT 24 36903483749 ps
T817 /workspace/coverage/default/16.spi_device_upload.788296449 Jul 31 07:36:15 PM PDT 24 Jul 31 07:36:21 PM PDT 24 704982464 ps
T818 /workspace/coverage/default/7.spi_device_tpm_sts_read.4199211483 Jul 31 07:35:22 PM PDT 24 Jul 31 07:35:22 PM PDT 24 27123620 ps
T819 /workspace/coverage/default/44.spi_device_tpm_sts_read.4056550525 Jul 31 07:38:15 PM PDT 24 Jul 31 07:38:16 PM PDT 24 57690207 ps
T820 /workspace/coverage/default/28.spi_device_tpm_sts_read.3355750016 Jul 31 07:37:30 PM PDT 24 Jul 31 07:37:31 PM PDT 24 156051860 ps
T821 /workspace/coverage/default/19.spi_device_read_buffer_direct.2498631072 Jul 31 07:36:45 PM PDT 24 Jul 31 07:37:01 PM PDT 24 3921750717 ps
T822 /workspace/coverage/default/13.spi_device_tpm_rw.1378923889 Jul 31 07:35:53 PM PDT 24 Jul 31 07:35:55 PM PDT 24 54874182 ps
T823 /workspace/coverage/default/41.spi_device_stress_all.3222270962 Jul 31 07:38:04 PM PDT 24 Jul 31 07:48:17 PM PDT 24 70106466594 ps
T824 /workspace/coverage/default/4.spi_device_flash_and_tpm_min_idle.1488229008 Jul 31 07:35:15 PM PDT 24 Jul 31 07:37:01 PM PDT 24 14898363657 ps
T825 /workspace/coverage/default/14.spi_device_flash_and_tpm.3352678178 Jul 31 07:36:01 PM PDT 24 Jul 31 07:38:11 PM PDT 24 64722616605 ps
T826 /workspace/coverage/default/46.spi_device_tpm_read_hw_reg.4192139382 Jul 31 07:38:25 PM PDT 24 Jul 31 07:38:26 PM PDT 24 134013125 ps
T827 /workspace/coverage/default/15.spi_device_pass_addr_payload_swap.3934713270 Jul 31 07:36:00 PM PDT 24 Jul 31 07:36:07 PM PDT 24 2733704690 ps
T828 /workspace/coverage/default/25.spi_device_upload.1143648220 Jul 31 07:36:52 PM PDT 24 Jul 31 07:37:20 PM PDT 24 8704230454 ps
T829 /workspace/coverage/default/29.spi_device_stress_all.1657319512 Jul 31 07:37:05 PM PDT 24 Jul 31 07:39:11 PM PDT 24 7833796286 ps
T830 /workspace/coverage/default/21.spi_device_cfg_cmd.1942550756 Jul 31 07:36:29 PM PDT 24 Jul 31 07:36:44 PM PDT 24 6207016406 ps
T831 /workspace/coverage/default/25.spi_device_flash_mode_ignore_cmds.680953370 Jul 31 07:37:28 PM PDT 24 Jul 31 07:39:25 PM PDT 24 45780927289 ps
T832 /workspace/coverage/default/46.spi_device_flash_mode.3042956311 Jul 31 07:38:22 PM PDT 24 Jul 31 07:38:32 PM PDT 24 863077487 ps
T833 /workspace/coverage/default/24.spi_device_flash_and_tpm.1232797974 Jul 31 07:36:46 PM PDT 24 Jul 31 07:40:06 PM PDT 24 21807778130 ps
T834 /workspace/coverage/default/0.spi_device_upload.3869389774 Jul 31 07:34:55 PM PDT 24 Jul 31 07:35:19 PM PDT 24 26221613660 ps
T835 /workspace/coverage/default/46.spi_device_flash_mode_ignore_cmds.1358346602 Jul 31 07:38:24 PM PDT 24 Jul 31 07:38:59 PM PDT 24 3982984052 ps
T836 /workspace/coverage/default/27.spi_device_tpm_rw.4004812026 Jul 31 07:37:14 PM PDT 24 Jul 31 07:37:16 PM PDT 24 191752550 ps
T837 /workspace/coverage/default/37.spi_device_tpm_rw.2405225635 Jul 31 07:37:40 PM PDT 24 Jul 31 07:37:41 PM PDT 24 49289647 ps
T838 /workspace/coverage/default/34.spi_device_csb_read.545245951 Jul 31 07:37:34 PM PDT 24 Jul 31 07:37:35 PM PDT 24 53368166 ps
T839 /workspace/coverage/default/17.spi_device_pass_addr_payload_swap.2000965138 Jul 31 07:36:13 PM PDT 24 Jul 31 07:36:21 PM PDT 24 1259948300 ps
T840 /workspace/coverage/default/19.spi_device_intercept.3639018551 Jul 31 07:36:35 PM PDT 24 Jul 31 07:36:38 PM PDT 24 49349922 ps
T841 /workspace/coverage/default/6.spi_device_intercept.4026362473 Jul 31 07:35:22 PM PDT 24 Jul 31 07:35:37 PM PDT 24 8269076998 ps
T842 /workspace/coverage/default/19.spi_device_csb_read.1092760453 Jul 31 07:36:29 PM PDT 24 Jul 31 07:36:30 PM PDT 24 15728503 ps
T843 /workspace/coverage/default/32.spi_device_tpm_rw.2205439857 Jul 31 07:37:31 PM PDT 24 Jul 31 07:37:34 PM PDT 24 140714992 ps
T844 /workspace/coverage/default/2.spi_device_pass_addr_payload_swap.3980314543 Jul 31 07:35:05 PM PDT 24 Jul 31 07:35:08 PM PDT 24 867237366 ps
T845 /workspace/coverage/default/14.spi_device_upload.722118784 Jul 31 07:36:03 PM PDT 24 Jul 31 07:36:14 PM PDT 24 3727112383 ps
T846 /workspace/coverage/default/38.spi_device_read_buffer_direct.3890130274 Jul 31 07:37:49 PM PDT 24 Jul 31 07:37:53 PM PDT 24 166762182 ps
T847 /workspace/coverage/default/36.spi_device_csb_read.2900588556 Jul 31 07:37:37 PM PDT 24 Jul 31 07:37:38 PM PDT 24 15135657 ps
T848 /workspace/coverage/default/11.spi_device_flash_mode.1012339490 Jul 31 07:35:35 PM PDT 24 Jul 31 07:35:51 PM PDT 24 1602928253 ps
T849 /workspace/coverage/default/27.spi_device_read_buffer_direct.3662838678 Jul 31 07:37:00 PM PDT 24 Jul 31 07:37:05 PM PDT 24 1752258445 ps
T850 /workspace/coverage/default/49.spi_device_intercept.2243196105 Jul 31 07:38:43 PM PDT 24 Jul 31 07:38:56 PM PDT 24 1179482619 ps
T851 /workspace/coverage/default/11.spi_device_mailbox.3550518408 Jul 31 07:35:40 PM PDT 24 Jul 31 07:35:47 PM PDT 24 1748853687 ps
T852 /workspace/coverage/default/40.spi_device_intercept.3634881731 Jul 31 07:37:58 PM PDT 24 Jul 31 07:38:05 PM PDT 24 890980844 ps
T853 /workspace/coverage/default/12.spi_device_tpm_rw.3955631338 Jul 31 07:35:47 PM PDT 24 Jul 31 07:35:49 PM PDT 24 22843756 ps
T854 /workspace/coverage/default/1.spi_device_read_buffer_direct.3903319079 Jul 31 07:34:58 PM PDT 24 Jul 31 07:35:03 PM PDT 24 410947062 ps
T855 /workspace/coverage/default/34.spi_device_flash_mode_ignore_cmds.2535943380 Jul 31 07:37:36 PM PDT 24 Jul 31 07:39:56 PM PDT 24 86116189289 ps
T856 /workspace/coverage/default/23.spi_device_intercept.599488807 Jul 31 07:36:47 PM PDT 24 Jul 31 07:37:00 PM PDT 24 6934522675 ps
T857 /workspace/coverage/default/44.spi_device_flash_all.3158372740 Jul 31 07:38:22 PM PDT 24 Jul 31 07:38:45 PM PDT 24 3892995243 ps
T858 /workspace/coverage/default/40.spi_device_tpm_rw.3098153188 Jul 31 07:37:55 PM PDT 24 Jul 31 07:38:01 PM PDT 24 422251307 ps
T859 /workspace/coverage/default/6.spi_device_tpm_sts_read.1112773026 Jul 31 07:35:23 PM PDT 24 Jul 31 07:35:24 PM PDT 24 57151443 ps
T860 /workspace/coverage/default/19.spi_device_flash_and_tpm.4015225039 Jul 31 07:36:37 PM PDT 24 Jul 31 07:39:58 PM PDT 24 28867775997 ps
T861 /workspace/coverage/default/22.spi_device_flash_and_tpm.121742163 Jul 31 07:36:45 PM PDT 24 Jul 31 07:37:06 PM PDT 24 12546937163 ps
T862 /workspace/coverage/default/30.spi_device_alert_test.3616122260 Jul 31 07:37:17 PM PDT 24 Jul 31 07:37:18 PM PDT 24 36887222 ps
T863 /workspace/coverage/default/1.spi_device_pass_cmd_filtering.2719761052 Jul 31 07:34:56 PM PDT 24 Jul 31 07:34:59 PM PDT 24 897193601 ps
T864 /workspace/coverage/default/26.spi_device_tpm_sts_read.1868448576 Jul 31 07:36:51 PM PDT 24 Jul 31 07:36:52 PM PDT 24 96855330 ps
T865 /workspace/coverage/default/46.spi_device_csb_read.1720870873 Jul 31 07:38:24 PM PDT 24 Jul 31 07:38:25 PM PDT 24 35046213 ps
T866 /workspace/coverage/default/48.spi_device_mailbox.1975394412 Jul 31 07:38:37 PM PDT 24 Jul 31 07:39:03 PM PDT 24 5289931340 ps
T867 /workspace/coverage/default/33.spi_device_flash_and_tpm.548455215 Jul 31 07:37:25 PM PDT 24 Jul 31 07:38:16 PM PDT 24 4748478947 ps
T868 /workspace/coverage/default/2.spi_device_cfg_cmd.1374675270 Jul 31 07:35:05 PM PDT 24 Jul 31 07:35:23 PM PDT 24 8364654904 ps
T869 /workspace/coverage/default/26.spi_device_intercept.2709366411 Jul 31 07:37:27 PM PDT 24 Jul 31 07:37:37 PM PDT 24 2805233927 ps
T870 /workspace/coverage/default/34.spi_device_tpm_rw.1864233369 Jul 31 07:37:32 PM PDT 24 Jul 31 07:37:33 PM PDT 24 151239634 ps
T871 /workspace/coverage/default/10.spi_device_alert_test.3578834717 Jul 31 07:35:37 PM PDT 24 Jul 31 07:35:38 PM PDT 24 12245357 ps
T872 /workspace/coverage/default/15.spi_device_flash_and_tpm.4230725864 Jul 31 07:36:14 PM PDT 24 Jul 31 07:39:39 PM PDT 24 17819188714 ps
T873 /workspace/coverage/default/31.spi_device_tpm_sts_read.959357893 Jul 31 07:37:16 PM PDT 24 Jul 31 07:37:16 PM PDT 24 96282982 ps
T261 /workspace/coverage/default/43.spi_device_flash_all.667351916 Jul 31 07:38:14 PM PDT 24 Jul 31 07:40:00 PM PDT 24 44438854515 ps
T874 /workspace/coverage/default/30.spi_device_tpm_read_hw_reg.1727771125 Jul 31 07:37:31 PM PDT 24 Jul 31 07:37:33 PM PDT 24 260362118 ps
T875 /workspace/coverage/default/6.spi_device_flash_mode.3609586366 Jul 31 07:35:26 PM PDT 24 Jul 31 07:35:33 PM PDT 24 172602903 ps
T876 /workspace/coverage/default/35.spi_device_stress_all.3562896784 Jul 31 07:37:38 PM PDT 24 Jul 31 07:37:59 PM PDT 24 2851053402 ps
T877 /workspace/coverage/default/32.spi_device_read_buffer_direct.2022305353 Jul 31 07:37:24 PM PDT 24 Jul 31 07:37:35 PM PDT 24 5372896156 ps
T878 /workspace/coverage/default/4.spi_device_upload.2710354155 Jul 31 07:35:15 PM PDT 24 Jul 31 07:35:26 PM PDT 24 1455465380 ps
T879 /workspace/coverage/default/3.spi_device_tpm_rw.4231030459 Jul 31 07:35:14 PM PDT 24 Jul 31 07:35:16 PM PDT 24 24881878 ps
T880 /workspace/coverage/default/26.spi_device_alert_test.3701306503 Jul 31 07:37:01 PM PDT 24 Jul 31 07:37:02 PM PDT 24 16469477 ps
T881 /workspace/coverage/default/41.spi_device_flash_mode_ignore_cmds.3837472379 Jul 31 07:38:07 PM PDT 24 Jul 31 07:38:19 PM PDT 24 3509015452 ps
T882 /workspace/coverage/default/31.spi_device_tpm_read_hw_reg.667075245 Jul 31 07:37:16 PM PDT 24 Jul 31 07:37:22 PM PDT 24 786970175 ps
T883 /workspace/coverage/default/4.spi_device_csb_read.465357568 Jul 31 07:35:17 PM PDT 24 Jul 31 07:35:18 PM PDT 24 14920969 ps
T884 /workspace/coverage/default/0.spi_device_tpm_all.1391961487 Jul 31 07:34:58 PM PDT 24 Jul 31 07:35:36 PM PDT 24 11837928959 ps
T885 /workspace/coverage/default/5.spi_device_cfg_cmd.139511244 Jul 31 07:35:16 PM PDT 24 Jul 31 07:35:19 PM PDT 24 137619931 ps
T886 /workspace/coverage/default/29.spi_device_tpm_rw.1280237169 Jul 31 07:37:05 PM PDT 24 Jul 31 07:37:06 PM PDT 24 59153175 ps
T887 /workspace/coverage/default/22.spi_device_tpm_rw.1245731300 Jul 31 07:36:33 PM PDT 24 Jul 31 07:36:35 PM PDT 24 133279280 ps
T888 /workspace/coverage/default/22.spi_device_tpm_read_hw_reg.1212639138 Jul 31 07:36:33 PM PDT 24 Jul 31 07:36:48 PM PDT 24 5494947219 ps
T889 /workspace/coverage/default/21.spi_device_tpm_rw.1155182763 Jul 31 07:36:33 PM PDT 24 Jul 31 07:36:34 PM PDT 24 19971208 ps
T890 /workspace/coverage/default/42.spi_device_stress_all.3105518007 Jul 31 07:38:04 PM PDT 24 Jul 31 07:42:35 PM PDT 24 39425140165 ps
T891 /workspace/coverage/default/22.spi_device_flash_and_tpm_min_idle.56411706 Jul 31 07:36:44 PM PDT 24 Jul 31 07:37:21 PM PDT 24 1564263378 ps
T892 /workspace/coverage/default/16.spi_device_flash_mode_ignore_cmds.26909589 Jul 31 07:36:17 PM PDT 24 Jul 31 07:37:15 PM PDT 24 4369363900 ps
T893 /workspace/coverage/default/3.spi_device_flash_and_tpm_min_idle.836666426 Jul 31 07:35:16 PM PDT 24 Jul 31 07:36:54 PM PDT 24 17117093116 ps
T894 /workspace/coverage/default/27.spi_device_flash_mode_ignore_cmds.3435531726 Jul 31 07:36:57 PM PDT 24 Jul 31 07:39:48 PM PDT 24 76158307133 ps
T895 /workspace/coverage/default/39.spi_device_pass_cmd_filtering.3735565728 Jul 31 07:37:57 PM PDT 24 Jul 31 07:38:06 PM PDT 24 990512603 ps
T896 /workspace/coverage/default/34.spi_device_flash_mode.2610543489 Jul 31 07:37:31 PM PDT 24 Jul 31 07:38:10 PM PDT 24 3347709315 ps
T897 /workspace/coverage/default/7.spi_device_csb_read.1883470959 Jul 31 07:35:22 PM PDT 24 Jul 31 07:35:23 PM PDT 24 34162299 ps
T898 /workspace/coverage/default/13.spi_device_tpm_all.2050950925 Jul 31 07:35:51 PM PDT 24 Jul 31 07:36:09 PM PDT 24 9362377911 ps
T899 /workspace/coverage/default/0.spi_device_read_buffer_direct.2792053488 Jul 31 07:34:57 PM PDT 24 Jul 31 07:35:04 PM PDT 24 1634225670 ps
T900 /workspace/coverage/default/34.spi_device_flash_and_tpm_min_idle.3911081406 Jul 31 07:37:33 PM PDT 24 Jul 31 07:41:30 PM PDT 24 27369101013 ps
T901 /workspace/coverage/default/13.spi_device_tpm_read_hw_reg.4081012224 Jul 31 07:35:51 PM PDT 24 Jul 31 07:35:57 PM PDT 24 1653249926 ps
T902 /workspace/coverage/default/43.spi_device_pass_cmd_filtering.1325121090 Jul 31 07:38:13 PM PDT 24 Jul 31 07:38:24 PM PDT 24 26697606829 ps
T903 /workspace/coverage/default/44.spi_device_intercept.2272112072 Jul 31 07:38:21 PM PDT 24 Jul 31 07:38:28 PM PDT 24 1956777019 ps
T904 /workspace/coverage/default/25.spi_device_tpm_all.3401351780 Jul 31 07:36:41 PM PDT 24 Jul 31 07:36:46 PM PDT 24 1586636160 ps
T905 /workspace/coverage/default/13.spi_device_flash_mode.3681790601 Jul 31 07:36:00 PM PDT 24 Jul 31 07:36:11 PM PDT 24 1122993991 ps
T906 /workspace/coverage/default/23.spi_device_cfg_cmd.2351050872 Jul 31 07:36:47 PM PDT 24 Jul 31 07:36:56 PM PDT 24 496245550 ps
T907 /workspace/coverage/default/43.spi_device_tpm_rw.2261155728 Jul 31 07:38:16 PM PDT 24 Jul 31 07:38:17 PM PDT 24 185995611 ps
T908 /workspace/coverage/default/0.spi_device_tpm_sts_read.2901606707 Jul 31 07:34:56 PM PDT 24 Jul 31 07:34:56 PM PDT 24 16651764 ps
T262 /workspace/coverage/default/47.spi_device_flash_mode_ignore_cmds.1427970833 Jul 31 07:38:30 PM PDT 24 Jul 31 07:39:41 PM PDT 24 48122623764 ps
T909 /workspace/coverage/default/32.spi_device_tpm_sts_read.3063248986 Jul 31 07:37:29 PM PDT 24 Jul 31 07:37:30 PM PDT 24 168745131 ps
T910 /workspace/coverage/default/49.spi_device_stress_all.262002978 Jul 31 07:38:40 PM PDT 24 Jul 31 07:41:09 PM PDT 24 16334972190 ps
T911 /workspace/coverage/default/16.spi_device_flash_mode.3842227448 Jul 31 07:36:13 PM PDT 24 Jul 31 07:36:20 PM PDT 24 442745582 ps
T912 /workspace/coverage/default/32.spi_device_pass_addr_payload_swap.3444739399 Jul 31 07:37:21 PM PDT 24 Jul 31 07:37:24 PM PDT 24 135524313 ps
T913 /workspace/coverage/default/30.spi_device_flash_mode.261543419 Jul 31 07:37:15 PM PDT 24 Jul 31 07:37:44 PM PDT 24 6017108570 ps
T914 /workspace/coverage/default/1.spi_device_pass_addr_payload_swap.2167185862 Jul 31 07:34:57 PM PDT 24 Jul 31 07:35:04 PM PDT 24 7015236694 ps
T915 /workspace/coverage/default/48.spi_device_flash_and_tpm.3033889724 Jul 31 07:38:42 PM PDT 24 Jul 31 07:40:14 PM PDT 24 32947712465 ps
T916 /workspace/coverage/default/21.spi_device_stress_all.82375139 Jul 31 07:36:29 PM PDT 24 Jul 31 07:37:09 PM PDT 24 2559898242 ps
T917 /workspace/coverage/default/24.spi_device_read_buffer_direct.235098054 Jul 31 07:36:46 PM PDT 24 Jul 31 07:36:52 PM PDT 24 234062166 ps
T918 /workspace/coverage/default/25.spi_device_pass_addr_payload_swap.1565987892 Jul 31 07:36:52 PM PDT 24 Jul 31 07:36:57 PM PDT 24 784419961 ps
T919 /workspace/coverage/default/29.spi_device_tpm_read_hw_reg.299543317 Jul 31 07:37:07 PM PDT 24 Jul 31 07:37:23 PM PDT 24 5565213060 ps
T920 /workspace/coverage/default/12.spi_device_flash_all.2505233484 Jul 31 07:35:47 PM PDT 24 Jul 31 07:35:53 PM PDT 24 510306171 ps
T921 /workspace/coverage/default/2.spi_device_read_buffer_direct.1210836049 Jul 31 07:35:06 PM PDT 24 Jul 31 07:35:13 PM PDT 24 465701383 ps
T922 /workspace/coverage/default/34.spi_device_pass_cmd_filtering.4182294281 Jul 31 07:37:30 PM PDT 24 Jul 31 07:37:35 PM PDT 24 411013837 ps
T923 /workspace/coverage/default/19.spi_device_tpm_read_hw_reg.343768517 Jul 31 07:36:37 PM PDT 24 Jul 31 07:36:42 PM PDT 24 1745380896 ps
T924 /workspace/coverage/default/19.spi_device_flash_mode_ignore_cmds.1678153399 Jul 31 07:36:29 PM PDT 24 Jul 31 07:37:54 PM PDT 24 100946215320 ps
T925 /workspace/coverage/default/45.spi_device_flash_all.469671664 Jul 31 07:38:24 PM PDT 24 Jul 31 07:39:06 PM PDT 24 4791341427 ps
T926 /workspace/coverage/default/39.spi_device_pass_addr_payload_swap.842547379 Jul 31 07:37:56 PM PDT 24 Jul 31 07:38:10 PM PDT 24 7992921120 ps
T927 /workspace/coverage/default/30.spi_device_flash_and_tpm_min_idle.863447415 Jul 31 07:37:29 PM PDT 24 Jul 31 07:41:00 PM PDT 24 42339044133 ps
T928 /workspace/coverage/default/25.spi_device_flash_all.1232141001 Jul 31 07:36:49 PM PDT 24 Jul 31 07:39:38 PM PDT 24 94110279151 ps
T929 /workspace/coverage/default/32.spi_device_mailbox.2484145522 Jul 31 07:37:21 PM PDT 24 Jul 31 07:37:51 PM PDT 24 2802959385 ps
T930 /workspace/coverage/default/22.spi_device_mailbox.1665963680 Jul 31 07:36:34 PM PDT 24 Jul 31 07:36:40 PM PDT 24 422431145 ps
T931 /workspace/coverage/default/28.spi_device_alert_test.3610393933 Jul 31 07:37:05 PM PDT 24 Jul 31 07:37:06 PM PDT 24 10707376 ps
T932 /workspace/coverage/default/5.spi_device_read_buffer_direct.4281230532 Jul 31 07:35:22 PM PDT 24 Jul 31 07:35:29 PM PDT 24 445848642 ps
T933 /workspace/coverage/default/33.spi_device_pass_addr_payload_swap.1063929286 Jul 31 07:37:25 PM PDT 24 Jul 31 07:37:31 PM PDT 24 4008513629 ps
T934 /workspace/coverage/default/37.spi_device_mailbox.379983275 Jul 31 07:37:40 PM PDT 24 Jul 31 07:37:43 PM PDT 24 35414429 ps
T935 /workspace/coverage/default/46.spi_device_pass_addr_payload_swap.1827758795 Jul 31 07:38:24 PM PDT 24 Jul 31 07:38:27 PM PDT 24 33342014 ps
T936 /workspace/coverage/default/25.spi_device_flash_mode.2810820055 Jul 31 07:36:48 PM PDT 24 Jul 31 07:36:52 PM PDT 24 160930382 ps
T937 /workspace/coverage/default/19.spi_device_tpm_rw.1310533954 Jul 31 07:36:27 PM PDT 24 Jul 31 07:36:30 PM PDT 24 780143752 ps
T938 /workspace/coverage/default/0.spi_device_pass_cmd_filtering.1073030746 Jul 31 07:34:55 PM PDT 24 Jul 31 07:35:25 PM PDT 24 11055329960 ps
T939 /workspace/coverage/default/46.spi_device_tpm_rw.2198381471 Jul 31 07:38:21 PM PDT 24 Jul 31 07:38:22 PM PDT 24 68827544 ps
T940 /workspace/coverage/default/25.spi_device_alert_test.694253709 Jul 31 07:36:54 PM PDT 24 Jul 31 07:36:55 PM PDT 24 14151781 ps
T941 /workspace/coverage/default/11.spi_device_stress_all.4291970978 Jul 31 07:35:38 PM PDT 24 Jul 31 07:38:35 PM PDT 24 160371983647 ps
T942 /workspace/coverage/default/0.spi_device_csb_read.4001423286 Jul 31 07:34:50 PM PDT 24 Jul 31 07:34:51 PM PDT 24 162929372 ps
T943 /workspace/coverage/default/31.spi_device_pass_addr_payload_swap.169128471 Jul 31 07:37:14 PM PDT 24 Jul 31 07:37:25 PM PDT 24 2983110967 ps
T944 /workspace/coverage/default/18.spi_device_tpm_read_hw_reg.855413216 Jul 31 07:36:14 PM PDT 24 Jul 31 07:36:19 PM PDT 24 2877859916 ps
T945 /workspace/coverage/default/45.spi_device_read_buffer_direct.3661870147 Jul 31 07:38:24 PM PDT 24 Jul 31 07:38:33 PM PDT 24 14222866537 ps
T946 /workspace/coverage/default/41.spi_device_pass_addr_payload_swap.2920968542 Jul 31 07:38:04 PM PDT 24 Jul 31 07:38:06 PM PDT 24 104297280 ps
T947 /workspace/coverage/default/35.spi_device_flash_and_tpm_min_idle.2009676341 Jul 31 07:37:30 PM PDT 24 Jul 31 07:38:35 PM PDT 24 16935875013 ps
T948 /workspace/coverage/default/46.spi_device_upload.4154436790 Jul 31 07:38:21 PM PDT 24 Jul 31 07:38:33 PM PDT 24 14132409263 ps
T949 /workspace/coverage/default/29.spi_device_tpm_all.1640893861 Jul 31 07:37:09 PM PDT 24 Jul 31 07:37:34 PM PDT 24 5489772308 ps
T950 /workspace/coverage/default/16.spi_device_tpm_read_hw_reg.1993064880 Jul 31 07:36:13 PM PDT 24 Jul 31 07:36:13 PM PDT 24 17545404 ps
T951 /workspace/coverage/default/1.spi_device_flash_mode_ignore_cmds.2506206060 Jul 31 07:34:57 PM PDT 24 Jul 31 07:38:08 PM PDT 24 30351055453 ps
T952 /workspace/coverage/default/45.spi_device_tpm_all.963960119 Jul 31 07:38:15 PM PDT 24 Jul 31 07:38:45 PM PDT 24 18114480187 ps
T953 /workspace/coverage/default/34.spi_device_alert_test.870657351 Jul 31 07:37:33 PM PDT 24 Jul 31 07:37:33 PM PDT 24 26324267 ps
T954 /workspace/coverage/default/44.spi_device_flash_mode.3477373642 Jul 31 07:38:12 PM PDT 24 Jul 31 07:38:28 PM PDT 24 742457246 ps
T955 /workspace/coverage/default/10.spi_device_flash_mode.1432860906 Jul 31 07:35:31 PM PDT 24 Jul 31 07:35:37 PM PDT 24 791338599 ps
T956 /workspace/coverage/default/35.spi_device_tpm_all.3788028975 Jul 31 07:37:30 PM PDT 24 Jul 31 07:38:08 PM PDT 24 13179283345 ps
T957 /workspace/coverage/default/24.spi_device_tpm_sts_read.3883193050 Jul 31 07:36:45 PM PDT 24 Jul 31 07:36:46 PM PDT 24 21287601 ps
T958 /workspace/coverage/default/11.spi_device_tpm_read_hw_reg.3627338065 Jul 31 07:35:40 PM PDT 24 Jul 31 07:35:41 PM PDT 24 102347421 ps
T959 /workspace/coverage/default/43.spi_device_mailbox.1551546718 Jul 31 07:38:13 PM PDT 24 Jul 31 07:38:19 PM PDT 24 279722489 ps
T960 /workspace/coverage/default/42.spi_device_cfg_cmd.3775195974 Jul 31 07:38:04 PM PDT 24 Jul 31 07:38:07 PM PDT 24 43854139 ps
T961 /workspace/coverage/default/29.spi_device_alert_test.94252732 Jul 31 07:37:31 PM PDT 24 Jul 31 07:37:32 PM PDT 24 32051172 ps
T962 /workspace/coverage/default/46.spi_device_pass_cmd_filtering.703298379 Jul 31 07:38:40 PM PDT 24 Jul 31 07:38:53 PM PDT 24 8391634527 ps
T963 /workspace/coverage/default/12.spi_device_tpm_all.2846549645 Jul 31 07:35:40 PM PDT 24 Jul 31 07:35:46 PM PDT 24 846564132 ps
T964 /workspace/coverage/default/30.spi_device_tpm_sts_read.1094746062 Jul 31 07:37:08 PM PDT 24 Jul 31 07:37:09 PM PDT 24 85275510 ps
T965 /workspace/coverage/default/20.spi_device_csb_read.1569218614 Jul 31 07:36:40 PM PDT 24 Jul 31 07:36:41 PM PDT 24 13431038 ps
T966 /workspace/coverage/default/34.spi_device_tpm_read_hw_reg.1756930404 Jul 31 07:37:37 PM PDT 24 Jul 31 07:37:39 PM PDT 24 192539416 ps
T967 /workspace/coverage/default/28.spi_device_cfg_cmd.589599562 Jul 31 07:36:58 PM PDT 24 Jul 31 07:37:04 PM PDT 24 1336852433 ps
T968 /workspace/coverage/default/6.spi_device_pass_cmd_filtering.3180399116 Jul 31 07:35:23 PM PDT 24 Jul 31 07:35:29 PM PDT 24 5015283447 ps
T969 /workspace/coverage/default/27.spi_device_flash_and_tpm_min_idle.2453751531 Jul 31 07:36:57 PM PDT 24 Jul 31 07:37:21 PM PDT 24 14308734681 ps
T970 /workspace/coverage/default/41.spi_device_flash_all.2382159058 Jul 31 07:38:10 PM PDT 24 Jul 31 07:38:35 PM PDT 24 1699126838 ps
T971 /workspace/coverage/default/20.spi_device_flash_mode.821289211 Jul 31 07:36:31 PM PDT 24 Jul 31 07:36:36 PM PDT 24 130207927 ps
T972 /workspace/coverage/default/45.spi_device_tpm_rw.2574849251 Jul 31 07:38:15 PM PDT 24 Jul 31 07:38:16 PM PDT 24 10468951 ps
T973 /workspace/coverage/default/39.spi_device_tpm_rw.3425360628 Jul 31 07:37:58 PM PDT 24 Jul 31 07:38:01 PM PDT 24 198243360 ps
T974 /workspace/coverage/default/14.spi_device_tpm_all.2772849481 Jul 31 07:36:03 PM PDT 24 Jul 31 07:36:39 PM PDT 24 17292532194 ps
T975 /workspace/coverage/default/16.spi_device_pass_cmd_filtering.3756583645 Jul 31 07:36:15 PM PDT 24 Jul 31 07:36:42 PM PDT 24 54603684707 ps
T976 /workspace/coverage/default/22.spi_device_tpm_sts_read.3392504060 Jul 31 07:36:32 PM PDT 24 Jul 31 07:36:33 PM PDT 24 133853617 ps
T977 /workspace/coverage/default/34.spi_device_read_buffer_direct.1573335427 Jul 31 07:37:32 PM PDT 24 Jul 31 07:37:36 PM PDT 24 135975416 ps
T978 /workspace/coverage/default/26.spi_device_pass_cmd_filtering.3637523196 Jul 31 07:36:53 PM PDT 24 Jul 31 07:37:17 PM PDT 24 6490694731 ps
T979 /workspace/coverage/default/23.spi_device_upload.2147475155 Jul 31 07:36:43 PM PDT 24 Jul 31 07:36:53 PM PDT 24 2690110720 ps
T980 /workspace/coverage/default/46.spi_device_read_buffer_direct.3757056048 Jul 31 07:38:38 PM PDT 24 Jul 31 07:38:55 PM PDT 24 5581307211 ps
T981 /workspace/coverage/default/18.spi_device_stress_all.2158293917 Jul 31 07:36:33 PM PDT 24 Jul 31 07:37:44 PM PDT 24 2706509447 ps
T982 /workspace/coverage/default/14.spi_device_flash_all.1352401520 Jul 31 07:35:59 PM PDT 24 Jul 31 07:36:38 PM PDT 24 1496304684 ps
T983 /workspace/coverage/default/16.spi_device_alert_test.2782248054 Jul 31 07:36:16 PM PDT 24 Jul 31 07:36:17 PM PDT 24 14108587 ps
T984 /workspace/coverage/default/34.spi_device_cfg_cmd.3235233815 Jul 31 07:37:35 PM PDT 24 Jul 31 07:37:38 PM PDT 24 88341738 ps
T141 /workspace/coverage/default/45.spi_device_flash_and_tpm_min_idle.2249518062 Jul 31 07:38:24 PM PDT 24 Jul 31 07:45:34 PM PDT 24 185597691377 ps
T985 /workspace/coverage/default/49.spi_device_flash_mode_ignore_cmds.3250719937 Jul 31 07:38:43 PM PDT 24 Jul 31 07:39:18 PM PDT 24 8900276067 ps
T986 /workspace/coverage/default/12.spi_device_tpm_read_hw_reg.2158583515 Jul 31 07:35:36 PM PDT 24 Jul 31 07:35:42 PM PDT 24 3013002437 ps
T987 /workspace/coverage/default/11.spi_device_tpm_all.1681352535 Jul 31 07:35:37 PM PDT 24 Jul 31 07:35:46 PM PDT 24 981500816 ps
T988 /workspace/coverage/default/46.spi_device_tpm_sts_read.4052758883 Jul 31 07:38:25 PM PDT 24 Jul 31 07:38:26 PM PDT 24 63112516 ps
T989 /workspace/coverage/default/14.spi_device_tpm_read_hw_reg.1498639990 Jul 31 07:36:01 PM PDT 24 Jul 31 07:36:21 PM PDT 24 8814018816 ps
T990 /workspace/coverage/default/10.spi_device_pass_cmd_filtering.3678824297 Jul 31 07:35:31 PM PDT 24 Jul 31 07:35:34 PM PDT 24 36200383 ps
T991 /workspace/coverage/default/4.spi_device_tpm_rw.3047785090 Jul 31 07:35:14 PM PDT 24 Jul 31 07:35:18 PM PDT 24 401034234 ps
T992 /workspace/coverage/default/30.spi_device_csb_read.3572262323 Jul 31 07:37:06 PM PDT 24 Jul 31 07:37:07 PM PDT 24 322656885 ps
T993 /workspace/coverage/default/30.spi_device_stress_all.2746350773 Jul 31 07:37:15 PM PDT 24 Jul 31 07:53:36 PM PDT 24 392837631716 ps
T994 /workspace/coverage/default/37.spi_device_tpm_all.524466860 Jul 31 07:37:41 PM PDT 24 Jul 31 07:37:59 PM PDT 24 13830755668 ps
T995 /workspace/coverage/default/19.spi_device_tpm_all.2100153089 Jul 31 07:36:30 PM PDT 24 Jul 31 07:36:52 PM PDT 24 18918999902 ps
T996 /workspace/coverage/default/35.spi_device_cfg_cmd.1654701655 Jul 31 07:37:37 PM PDT 24 Jul 31 07:37:43 PM PDT 24 929851474 ps
T997 /workspace/coverage/default/33.spi_device_flash_all.462136720 Jul 31 07:37:26 PM PDT 24 Jul 31 07:38:00 PM PDT 24 2947461732 ps
T998 /workspace/coverage/default/35.spi_device_tpm_sts_read.4078323868 Jul 31 07:37:39 PM PDT 24 Jul 31 07:37:40 PM PDT 24 40711236 ps
T999 /workspace/coverage/default/9.spi_device_flash_and_tpm.2751515762 Jul 31 07:35:28 PM PDT 24 Jul 31 07:39:36 PM PDT 24 20010464901 ps
T1000 /workspace/coverage/default/42.spi_device_mailbox.3666036548 Jul 31 07:38:06 PM PDT 24 Jul 31 07:38:51 PM PDT 24 25169723755 ps
T1001 /workspace/coverage/default/16.spi_device_stress_all.2475032412 Jul 31 07:36:13 PM PDT 24 Jul 31 07:40:33 PM PDT 24 168612226261 ps
T1002 /workspace/coverage/default/49.spi_device_flash_and_tpm_min_idle.244166438 Jul 31 07:38:44 PM PDT 24 Jul 31 07:40:00 PM PDT 24 3293879034 ps
T1003 /workspace/coverage/default/46.spi_device_flash_and_tpm_min_idle.329051650 Jul 31 07:38:23 PM PDT 24 Jul 31 07:38:58 PM PDT 24 5420110832 ps
T1004 /workspace/coverage/default/49.spi_device_flash_and_tpm.388118325 Jul 31 07:38:43 PM PDT 24 Jul 31 07:39:31 PM PDT 24 9249954886 ps
T1005 /workspace/coverage/default/33.spi_device_stress_all.2820124870 Jul 31 07:37:25 PM PDT 24 Jul 31 07:37:27 PM PDT 24 101254964 ps
T1006 /workspace/coverage/default/7.spi_device_tpm_all.3497483966 Jul 31 07:35:21 PM PDT 24 Jul 31 07:35:33 PM PDT 24 933846510 ps
T1007 /workspace/coverage/default/4.spi_device_cfg_cmd.2369446667 Jul 31 07:35:16 PM PDT 24 Jul 31 07:35:20 PM PDT 24 93205591 ps
T73 /workspace/coverage/cover_reg_top/3.spi_device_tl_errors.2013083148 Jul 31 05:47:58 PM PDT 24 Jul 31 05:48:03 PM PDT 24 222249485 ps
T74 /workspace/coverage/cover_reg_top/12.spi_device_tl_errors.3785358026 Jul 31 05:48:10 PM PDT 24 Jul 31 05:48:12 PM PDT 24 42348105 ps
T115 /workspace/coverage/cover_reg_top/1.spi_device_csr_rw.1597613206 Jul 31 05:47:51 PM PDT 24 Jul 31 05:47:54 PM PDT 24 339344963 ps
T1008 /workspace/coverage/cover_reg_top/33.spi_device_intr_test.1074667049 Jul 31 05:48:18 PM PDT 24 Jul 31 05:48:18 PM PDT 24 23608139 ps
T75 /workspace/coverage/cover_reg_top/8.spi_device_csr_mem_rw_with_rand_reset.2647874907 Jul 31 05:48:01 PM PDT 24 Jul 31 05:48:04 PM PDT 24 158424384 ps
T112 /workspace/coverage/cover_reg_top/12.spi_device_csr_mem_rw_with_rand_reset.1397302140 Jul 31 05:48:08 PM PDT 24 Jul 31 05:48:11 PM PDT 24 341329208 ps
T116 /workspace/coverage/cover_reg_top/14.spi_device_csr_rw.1490869836 Jul 31 05:48:01 PM PDT 24 Jul 31 05:48:03 PM PDT 24 145688791 ps
T1009 /workspace/coverage/cover_reg_top/5.spi_device_intr_test.2607941298 Jul 31 05:47:58 PM PDT 24 Jul 31 05:47:59 PM PDT 24 53939533 ps
T117 /workspace/coverage/cover_reg_top/1.spi_device_mem_partial_access.1017497113 Jul 31 05:47:56 PM PDT 24 Jul 31 05:47:58 PM PDT 24 244497926 ps
T1010 /workspace/coverage/cover_reg_top/18.spi_device_intr_test.3679001831 Jul 31 05:48:16 PM PDT 24 Jul 31 05:48:16 PM PDT 24 28877430 ps
T1011 /workspace/coverage/cover_reg_top/8.spi_device_intr_test.3403745399 Jul 31 05:48:01 PM PDT 24 Jul 31 05:48:02 PM PDT 24 18180356 ps
T118 /workspace/coverage/cover_reg_top/5.spi_device_csr_rw.3113080615 Jul 31 05:48:10 PM PDT 24 Jul 31 05:48:12 PM PDT 24 231473459 ps
T1012 /workspace/coverage/cover_reg_top/4.spi_device_mem_walk.365525052 Jul 31 05:47:57 PM PDT 24 Jul 31 05:47:58 PM PDT 24 35124328 ps
T148 /workspace/coverage/cover_reg_top/1.spi_device_csr_hw_reset.2271260596 Jul 31 05:47:47 PM PDT 24 Jul 31 05:47:48 PM PDT 24 142156511 ps
T99 /workspace/coverage/cover_reg_top/16.spi_device_csr_mem_rw_with_rand_reset.529931934 Jul 31 05:48:06 PM PDT 24 Jul 31 05:48:10 PM PDT 24 229892699 ps
T149 /workspace/coverage/cover_reg_top/15.spi_device_csr_rw.610310158 Jul 31 05:48:06 PM PDT 24 Jul 31 05:48:09 PM PDT 24 105526158 ps
T1013 /workspace/coverage/cover_reg_top/44.spi_device_intr_test.2222480182 Jul 31 05:48:09 PM PDT 24 Jul 31 05:48:10 PM PDT 24 19741710 ps
T1014 /workspace/coverage/cover_reg_top/8.spi_device_same_csr_outstanding.2286118044 Jul 31 05:48:03 PM PDT 24 Jul 31 05:48:05 PM PDT 24 29033585 ps
T100 /workspace/coverage/cover_reg_top/18.spi_device_tl_intg_err.4059592905 Jul 31 05:48:03 PM PDT 24 Jul 31 05:48:15 PM PDT 24 779819745 ps
T119 /workspace/coverage/cover_reg_top/10.spi_device_csr_rw.2471261325 Jul 31 05:48:04 PM PDT 24 Jul 31 05:48:06 PM PDT 24 29312031 ps
T109 /workspace/coverage/cover_reg_top/3.spi_device_csr_mem_rw_with_rand_reset.3300487432 Jul 31 05:47:59 PM PDT 24 Jul 31 05:48:02 PM PDT 24 373404529 ps
T120 /workspace/coverage/cover_reg_top/4.spi_device_mem_partial_access.1387230118 Jul 31 05:47:52 PM PDT 24 Jul 31 05:47:53 PM PDT 24 38972616 ps
T121 /workspace/coverage/cover_reg_top/3.spi_device_csr_rw.1499386517 Jul 31 05:48:00 PM PDT 24 Jul 31 05:48:02 PM PDT 24 34651050 ps
T1015 /workspace/coverage/cover_reg_top/25.spi_device_intr_test.991727255 Jul 31 05:48:15 PM PDT 24 Jul 31 05:48:16 PM PDT 24 13890651 ps
T105 /workspace/coverage/cover_reg_top/15.spi_device_tl_errors.147061475 Jul 31 05:48:07 PM PDT 24 Jul 31 05:48:09 PM PDT 24 330012551 ps
T101 /workspace/coverage/cover_reg_top/3.spi_device_tl_intg_err.1567188536 Jul 31 05:47:57 PM PDT 24 Jul 31 05:48:13 PM PDT 24 292181277 ps
T122 /workspace/coverage/cover_reg_top/9.spi_device_csr_rw.3627527790 Jul 31 05:47:57 PM PDT 24 Jul 31 05:47:58 PM PDT 24 42450803 ps
T108 /workspace/coverage/cover_reg_top/2.spi_device_tl_errors.3366225983 Jul 31 05:47:48 PM PDT 24 Jul 31 05:47:52 PM PDT 24 116851854 ps
T1016 /workspace/coverage/cover_reg_top/32.spi_device_intr_test.2844718422 Jul 31 05:48:12 PM PDT 24 Jul 31 05:48:13 PM PDT 24 24933429 ps
T102 /workspace/coverage/cover_reg_top/7.spi_device_tl_intg_err.3578745243 Jul 31 05:48:04 PM PDT 24 Jul 31 05:48:21 PM PDT 24 2803541483 ps
T113 /workspace/coverage/cover_reg_top/7.spi_device_csr_mem_rw_with_rand_reset.548229273 Jul 31 05:48:01 PM PDT 24 Jul 31 05:48:03 PM PDT 24 86052277 ps
T114 /workspace/coverage/cover_reg_top/15.spi_device_tl_intg_err.4048128485 Jul 31 05:47:59 PM PDT 24 Jul 31 05:48:12 PM PDT 24 206225104 ps
T103 /workspace/coverage/cover_reg_top/8.spi_device_tl_errors.2158553924 Jul 31 05:47:57 PM PDT 24 Jul 31 05:48:02 PM PDT 24 275322307 ps
T150 /workspace/coverage/cover_reg_top/1.spi_device_same_csr_outstanding.3294002087 Jul 31 05:47:47 PM PDT 24 Jul 31 05:47:49 PM PDT 24 105986701 ps
T169 /workspace/coverage/cover_reg_top/1.spi_device_tl_intg_err.2854193048 Jul 31 05:47:44 PM PDT 24 Jul 31 05:48:04 PM PDT 24 303257669 ps
T106 /workspace/coverage/cover_reg_top/9.spi_device_tl_errors.619187599 Jul 31 05:48:06 PM PDT 24 Jul 31 05:48:09 PM PDT 24 241795192 ps
T151 /workspace/coverage/cover_reg_top/19.spi_device_same_csr_outstanding.1024904473 Jul 31 05:48:16 PM PDT 24 Jul 31 05:48:20 PM PDT 24 759682994 ps
T152 /workspace/coverage/cover_reg_top/10.spi_device_csr_mem_rw_with_rand_reset.3400103627 Jul 31 05:47:58 PM PDT 24 Jul 31 05:48:00 PM PDT 24 95678759 ps
T104 /workspace/coverage/cover_reg_top/7.spi_device_tl_errors.1655409430 Jul 31 05:47:56 PM PDT 24 Jul 31 05:48:02 PM PDT 24 92149077 ps
T1017 /workspace/coverage/cover_reg_top/13.spi_device_csr_mem_rw_with_rand_reset.929926957 Jul 31 05:48:11 PM PDT 24 Jul 31 05:48:14 PM PDT 24 154543413 ps
T1018 /workspace/coverage/cover_reg_top/1.spi_device_mem_walk.438816791 Jul 31 05:47:54 PM PDT 24 Jul 31 05:47:55 PM PDT 24 67876215 ps
T107 /workspace/coverage/cover_reg_top/5.spi_device_tl_errors.623056633 Jul 31 05:47:58 PM PDT 24 Jul 31 05:48:00 PM PDT 24 73730654 ps
T153 /workspace/coverage/cover_reg_top/7.spi_device_same_csr_outstanding.1933871034 Jul 31 05:48:13 PM PDT 24 Jul 31 05:48:16 PM PDT 24 142356973 ps
T110 /workspace/coverage/cover_reg_top/17.spi_device_tl_errors.2828789545 Jul 31 05:48:02 PM PDT 24 Jul 31 05:48:05 PM PDT 24 318274991 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%