Unified Coverage Report :: Module :: prim_generic_ram_1r1w

Module : prim_generic_ram_1r1w

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic	100.00	100.00				100.00	100.00
tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic	100.00	100.00				100.00	100.00

---

Module Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_mem

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_mem

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Module : prim_generic_ram_1r1w

	Line No.	Total	Covered	Percent
TOTAL		11	11	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
ALWAYS	66	4	4	100.00
ALWAYS	77	2	2	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
45	1	1
54	4	4
66	1	1
67	1	1
68	1	1
69	1	1
			MISSING_ELSE
			MISSING_ELSE
77	1	1
78	1	1
			MISSING_ELSE

---

Branch Coverage for Module : prim_generic_ram_1r1w

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
IF	66	2	2	100.00
IF	77	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	66	if (a_req_i)

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	77	if (b_req_i)

Branches:

-1-	Status	Tests
1	Covered	T2,T3,T4
0	Covered	T1,T2,T3

---

Assert Coverage for Module : prim_generic_ram_1r1w

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	4	4	100.00	4	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	4	4	100.00	4	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
gen_wmask[0].MaskCheckPortA_A	607409842	3279825	0	0
gen_wmask[1].MaskCheckPortA_A	607409842	3279825	0	0
gen_wmask[2].MaskCheckPortA_A	607409842	3279825	0	0
gen_wmask[3].MaskCheckPortA_A	607409842	3279825	0	0

gen_wmask[0].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	607409842	3279825	0	0
T1	11634	832	0	0
T2	144198	832	0	0
T3	192814	832	0	0
T4	655771	28112	0	0
T5	9452	0	0	0
T6	82547	1344	0	0
T7	70897	1344	0	0
T8	285496	832	0	0
T9	9513	0	0	0
T10	464954	832	0	0
T11	776150	17707	0	0
T12	438	832	0	0
T13	0	13276	0	0
T26	0	5375	0	0
T27	0	189	0	0
T28	0	1366	0	0
T29	0	5481	0	0
T32	0	830	0	0
T33	0	8856	0	0
T34	0	3892	0	0
T37	83340	0	0	0

gen_wmask[1].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	607409842	3279825	0	0
T1	11634	832	0	0
T2	144198	832	0	0
T3	192814	832	0	0
T4	655771	28112	0	0
T5	9452	0	0	0
T6	82547	1344	0	0
T7	70897	1344	0	0
T8	285496	832	0	0
T9	9513	0	0	0
T10	464954	832	0	0
T11	776150	17707	0	0
T12	438	832	0	0
T13	0	13276	0	0
T26	0	5375	0	0
T27	0	189	0	0
T28	0	1366	0	0
T29	0	5481	0	0
T32	0	830	0	0
T33	0	8856	0	0
T34	0	3892	0	0
T37	83340	0	0	0

gen_wmask[2].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	607409842	3279825	0	0
T1	11634	832	0	0
T2	144198	832	0	0
T3	192814	832	0	0
T4	655771	28112	0	0
T5	9452	0	0	0
T6	82547	1344	0	0
T7	70897	1344	0	0
T8	285496	832	0	0
T9	9513	0	0	0
T10	464954	832	0	0
T11	776150	17707	0	0
T12	438	832	0	0
T13	0	13276	0	0
T26	0	5375	0	0
T27	0	189	0	0
T28	0	1366	0	0
T29	0	5481	0	0
T32	0	830	0	0
T33	0	8856	0	0
T34	0	3892	0	0
T37	83340	0	0	0

gen_wmask[3].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	607409842	3279825	0	0
T1	11634	832	0	0
T2	144198	832	0	0
T3	192814	832	0	0
T4	655771	28112	0	0
T5	9452	0	0	0
T6	82547	1344	0	0
T7	70897	1344	0	0
T8	285496	832	0	0
T9	9513	0	0	0
T10	464954	832	0	0
T11	776150	17707	0	0
T12	438	832	0	0
T13	0	13276	0	0
T26	0	5375	0	0
T27	0	189	0	0
T28	0	1366	0	0
T29	0	5481	0	0
T32	0	830	0	0
T33	0	8856	0	0
T34	0	3892	0	0
T37	83340	0	0	0

Line Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic

	Line No.	Total	Covered	Percent
TOTAL		11	11	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
ALWAYS	66	4	4	100.00
ALWAYS	77	2	2	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
45	1	1
54	4	4
66	1	1
67	1	1
68	1	1
69	1	1
			==> MISSING_ELSE
			MISSING_ELSE
77	1	1
78	1	1
			MISSING_ELSE

---

Branch Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
IF	66	2	2	100.00
IF	77	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	66	if (a_req_i)

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	77	if (b_req_i)

Branches:

-1-	Status	Tests
1	Covered	T2,T3,T4
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_sys2spi_mem.u_mem.gen_generic.u_impl_generic

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	4	4	100.00	4	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	4	4	100.00	4	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
gen_wmask[0].MaskCheckPortA_A	456906365	2034051	0	0
gen_wmask[1].MaskCheckPortA_A	456906365	2034051	0	0
gen_wmask[2].MaskCheckPortA_A	456906365	2034051	0	0
gen_wmask[3].MaskCheckPortA_A	456906365	2034051	0	0

gen_wmask[0].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	456906365	2034051	0	0
T1	11634	832	0	0
T2	144198	832	0	0
T3	192814	832	0	0
T4	527246	16646	0	0
T5	8285	0	0	0
T6	26511	1344	0	0
T7	16778	1344	0	0
T8	238648	832	0	0
T9	7447	0	0	0
T10	374014	832	0	0
T11	0	8259	0	0
T12	0	832	0	0

gen_wmask[1].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	456906365	2034051	0	0
T1	11634	832	0	0
T2	144198	832	0	0
T3	192814	832	0	0
T4	527246	16646	0	0
T5	8285	0	0	0
T6	26511	1344	0	0
T7	16778	1344	0	0
T8	238648	832	0	0
T9	7447	0	0	0
T10	374014	832	0	0
T11	0	8259	0	0
T12	0	832	0	0

gen_wmask[2].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	456906365	2034051	0	0
T1	11634	832	0	0
T2	144198	832	0	0
T3	192814	832	0	0
T4	527246	16646	0	0
T5	8285	0	0	0
T6	26511	1344	0	0
T7	16778	1344	0	0
T8	238648	832	0	0
T9	7447	0	0	0
T10	374014	832	0	0
T11	0	8259	0	0
T12	0	832	0	0

gen_wmask[3].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	456906365	2034051	0	0
T1	11634	832	0	0
T2	144198	832	0	0
T3	192814	832	0	0
T4	527246	16646	0	0
T5	8285	0	0	0
T6	26511	1344	0	0
T7	16778	1344	0	0
T8	238648	832	0	0
T9	7447	0	0	0
T10	374014	832	0	0
T11	0	8259	0	0
T12	0	832	0	0

Line Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic

	Line No.	Total	Covered	Percent
TOTAL		11	11	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
ALWAYS	66	4	4	100.00
ALWAYS	77	2	2	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
45	1	1
54	4	4
66	1	1
67	1	1
68	1	1
69	1	1
			MISSING_ELSE
			MISSING_ELSE
77	1	1
78	1	1
			MISSING_ELSE

---

Branch Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
IF	66	2	2	100.00
IF	77	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv' or '../src/lowrisc_prim_generic_ram_1r1w_0/rtl/prim_generic_ram_1r1w.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	66	if (a_req_i)

Branches:

-1-	Status	Tests
1	Covered	T4,T11,T29
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	77	if (b_req_i)

Branches:

-1-	Status	Tests
1	Covered	T4,T11,T29
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.u_spid_dpram.gen_ram1r1w.u_spi2sys_mem.u_mem.gen_generic.u_impl_generic

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	4	4	100.00	4	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	4	4	100.00	4	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
gen_wmask[0].MaskCheckPortA_A	150503477	1245774	0	0
gen_wmask[1].MaskCheckPortA_A	150503477	1245774	0	0
gen_wmask[2].MaskCheckPortA_A	150503477	1245774	0	0
gen_wmask[3].MaskCheckPortA_A	150503477	1245774	0	0

gen_wmask[0].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	150503477	1245774	0	0
T4	128525	11466	0	0
T5	1167	0	0	0
T6	56036	0	0	0
T7	54119	0	0	0
T8	46848	0	0	0
T9	2066	0	0	0
T10	90940	0	0	0
T11	776150	9448	0	0
T12	438	0	0	0
T13	0	13276	0	0
T26	0	5375	0	0
T27	0	189	0	0
T28	0	1366	0	0
T29	0	5481	0	0
T32	0	830	0	0
T33	0	8856	0	0
T34	0	3892	0	0
T37	83340	0	0	0

gen_wmask[1].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	150503477	1245774	0	0
T4	128525	11466	0	0
T5	1167	0	0	0
T6	56036	0	0	0
T7	54119	0	0	0
T8	46848	0	0	0
T9	2066	0	0	0
T10	90940	0	0	0
T11	776150	9448	0	0
T12	438	0	0	0
T13	0	13276	0	0
T26	0	5375	0	0
T27	0	189	0	0
T28	0	1366	0	0
T29	0	5481	0	0
T32	0	830	0	0
T33	0	8856	0	0
T34	0	3892	0	0
T37	83340	0	0	0

gen_wmask[2].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	150503477	1245774	0	0
T4	128525	11466	0	0
T5	1167	0	0	0
T6	56036	0	0	0
T7	54119	0	0	0
T8	46848	0	0	0
T9	2066	0	0	0
T10	90940	0	0	0
T11	776150	9448	0	0
T12	438	0	0	0
T13	0	13276	0	0
T26	0	5375	0	0
T27	0	189	0	0
T28	0	1366	0	0
T29	0	5481	0	0
T32	0	830	0	0
T33	0	8856	0	0
T34	0	3892	0	0
T37	83340	0	0	0

gen_wmask[3].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	150503477	1245774	0	0
T4	128525	11466	0	0
T5	1167	0	0	0
T6	56036	0	0	0
T7	54119	0	0	0
T8	46848	0	0	0
T9	2066	0	0	0
T10	90940	0	0	0
T11	776150	9448	0	0
T12	438	0	0	0
T13	0	13276	0	0
T26	0	5375	0	0
T27	0	189	0	0
T28	0	1366	0	0
T29	0	5481	0	0
T32	0	830	0	0
T33	0	8856	0	0
T34	0	3892	0	0
T37	83340	0	0	0