Group : spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
dashboard | hierarchy | modlist | groups | tests | asserts


Summary for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 66 0 66 100.00
Crosses 128 0 128 100.00


Variables for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_filtered 2 0 2 100.00 100 1 1 2
cp_opcode 64 0 64 100.00 100 1 1 64


Crosses for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cr_all 128 0 128 100.00 100 1 1 0


Summary for Variable cp_filtered

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_filtered

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 13172 1 T13 7 T15 3 T16 8
auto[1] 46690 1 T1 1 T10 3 T13 7



Summary for Variable cp_opcode

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 64 0 64 100.00


Automatically Generated Bins for cp_opcode

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:3] 1315 1 T13 4 T17 2 T51 2
auto[4:7] 23468 1 T15 4 T17 2 T19 2
auto[8:11] 1332 1 T13 2 T20 4 T51 4
auto[12:15] 342 1 T41 3 T42 2 T44 1
auto[16:19] 338 1 T16 6 T32 8 T41 3
auto[20:23] 1964 1 T16 2 T19 6 T32 4
auto[24:27] 325 1 T22 2 T41 1 T42 2
auto[28:31] 355 1 T22 5 T41 1 T42 3
auto[32:35] 352 1 T32 2 T22 3 T44 2
auto[36:39] 366 1 T13 2 T32 1 T41 1
auto[40:43] 328 1 T32 1 T41 1 T42 1
auto[44:47] 324 1 T32 3 T22 1 T44 4
auto[48:51] 323 1 T32 2 T22 1 T41 5
auto[52:55] 1885 1 T13 2 T50 4 T51 2
auto[56:59] 1285 1 T10 1 T20 8 T53 6
auto[60:63] 318 1 T32 1 T22 2 T41 4
auto[64:67] 335 1 T41 4 T44 3 T48 2
auto[68:71] 332 1 T32 2 T70 2 T41 1
auto[72:75] 363 1 T41 1 T44 4 T48 3
auto[76:79] 320 1 T50 2 T32 1 T22 3
auto[80:83] 340 1 T42 2 T44 1 T55 2
auto[84:87] 304 1 T22 4 T41 1 T44 2
auto[88:91] 1910 1 T32 2 T22 7 T41 9
auto[92:95] 353 1 T50 2 T22 1 T41 2
auto[96:99] 311 1 T22 2 T41 4 T42 1
auto[100:103] 350 1 T22 1 T42 1 T87 3
auto[104:107] 1331 1 T10 1 T17 2 T54 2
auto[108:111] 308 1 T22 2 T41 3 T42 1
auto[112:115] 337 1 T22 1 T41 5 T42 1
auto[116:119] 335 1 T22 1 T41 2 T42 1
auto[120:123] 351 1 T22 2 T42 1 T87 2
auto[124:127] 336 1 T41 4 T42 2 T44 3
auto[128:131] 321 1 T22 2 T41 1 T42 1
auto[132:135] 322 1 T32 1 T22 2 T41 8
auto[136:139] 345 1 T22 3 T41 2 T44 8
auto[140:143] 331 1 T41 1 T42 3 T60 2
auto[144:147] 328 1 T32 1 T42 1 T44 1
auto[148:151] 413 1 T41 6 T42 1 T44 4
auto[152:155] 310 1 T22 2 T41 6 T42 1
auto[156:159] 1888 1 T19 4 T52 2 T32 2
auto[160:163] 342 1 T16 2 T22 5 T41 1
auto[164:167] 346 1 T22 2 T42 2 T58 2
auto[168:171] 336 1 T22 1 T41 1 T58 2
auto[172:175] 361 1 T13 4 T22 4 T41 3
auto[176:179] 391 1 T32 1 T41 1 T44 3
auto[180:183] 1809 1 T15 2 T59 2 T32 3
auto[184:187] 1236 1 T1 1 T50 2 T51 2
auto[188:191] 333 1 T22 5 T41 2 T44 4
auto[192:195] 376 1 T41 3 T42 2 T44 2
auto[196:199] 321 1 T22 1 T41 8 T58 3
auto[200:203] 401 1 T32 3 T70 4 T41 5
auto[204:207] 338 1 T16 4 T22 2 T42 2
auto[208:211] 320 1 T22 2 T41 4 T44 1
auto[212:215] 351 1 T32 2 T22 2 T41 2
auto[216:219] 351 1 T17 2 T54 6 T41 1
auto[220:223] 322 1 T17 2 T41 2 T44 2
auto[224:227] 323 1 T92 2 T42 6 T44 2
auto[228:231] 327 1 T32 1 T22 2 T44 2
auto[232:235] 2801 1 T10 1 T20 2 T57 6
auto[236:239] 351 1 T16 2 T22 2 T41 3
auto[240:243] 328 1 T22 3 T41 2 T42 1
auto[244:247] 325 1 T50 2 T22 2 T42 2
auto[248:251] 318 1 T54 2 T41 2 T44 1
auto[252:255] 361 1 T42 4 T44 4 T58 1



Summary for Cross cr_all

Samples crossed: cp_opcode cp_filtered
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 128 0 128 100.00


Automatically Generated Cross Bins for cr_all

Bins
cp_opcodecp_filteredCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:3] auto[0] 386 1 T13 2 T17 1 T51 1
auto[0:3] auto[1] 929 1 T13 2 T17 1 T51 1
auto[4:7] auto[0] 4830 1 T15 2 T17 1 T19 1
auto[4:7] auto[1] 18638 1 T15 2 T17 1 T19 1
auto[8:11] auto[0] 430 1 T13 1 T20 2 T51 2
auto[8:11] auto[1] 902 1 T13 1 T20 2 T51 2
auto[12:15] auto[0] 58 1 T48 4 T49 1 T61 1
auto[12:15] auto[1] 284 1 T41 3 T42 2 T44 1
auto[16:19] auto[0] 57 1 T16 3 T58 2 T288 1
auto[16:19] auto[1] 281 1 T16 3 T32 8 T41 3
auto[20:23] auto[0] 437 1 T16 1 T19 3 T119 2
auto[20:23] auto[1] 1527 1 T16 1 T19 3 T32 4
auto[24:27] auto[0] 68 1 T58 1 T319 1 T65 1
auto[24:27] auto[1] 257 1 T22 2 T41 1 T42 2
auto[28:31] auto[0] 63 1 T48 1 T63 1 T64 2
auto[28:31] auto[1] 292 1 T22 5 T41 1 T42 3
auto[32:35] auto[0] 95 1 T189 1 T246 1 T64 2
auto[32:35] auto[1] 257 1 T32 2 T22 3 T44 2
auto[36:39] auto[0] 68 1 T13 1 T48 1 T64 1
auto[36:39] auto[1] 298 1 T13 1 T32 1 T41 1
auto[40:43] auto[0] 60 1 T58 1 T49 2 T265 1
auto[40:43] auto[1] 268 1 T32 1 T41 1 T42 1
auto[44:47] auto[0] 59 1 T56 1 T58 2 T64 2
auto[44:47] auto[1] 265 1 T32 3 T22 1 T44 4
auto[48:51] auto[0] 53 1 T61 2 T232 1 T275 1
auto[48:51] auto[1] 270 1 T32 2 T22 1 T41 5
auto[52:55] auto[0] 388 1 T13 1 T50 2 T51 1
auto[52:55] auto[1] 1497 1 T13 1 T50 2 T51 1
auto[56:59] auto[0] 439 1 T20 4 T53 3 T119 1
auto[56:59] auto[1] 846 1 T10 1 T20 4 T53 3
auto[60:63] auto[0] 46 1 T65 1 T229 1 T259 1
auto[60:63] auto[1] 272 1 T32 1 T22 2 T41 4
auto[64:67] auto[0] 101 1 T48 1 T64 3 T61 3
auto[64:67] auto[1] 234 1 T41 4 T44 3 T48 1
auto[68:71] auto[0] 69 1 T70 1 T120 1 T58 2
auto[68:71] auto[1] 263 1 T32 2 T70 1 T41 1
auto[72:75] auto[0] 78 1 T288 1 T63 1 T64 1
auto[72:75] auto[1] 285 1 T41 1 T44 4 T48 3
auto[76:79] auto[0] 78 1 T50 1 T36 3 T63 1
auto[76:79] auto[1] 242 1 T50 1 T32 1 T22 3
auto[80:83] auto[0] 65 1 T55 1 T49 1 T61 1
auto[80:83] auto[1] 275 1 T42 2 T44 1 T55 1
auto[84:87] auto[0] 85 1 T58 1 T48 1 T189 1
auto[84:87] auto[1] 219 1 T22 4 T41 1 T44 2
auto[88:91] auto[0] 398 1 T119 1 T120 1 T55 2
auto[88:91] auto[1] 1512 1 T32 2 T22 7 T41 9
auto[92:95] auto[0] 60 1 T50 1 T94 1 T62 1
auto[92:95] auto[1] 293 1 T50 1 T22 1 T41 2
auto[96:99] auto[0] 60 1 T63 2 T64 1 T193 3
auto[96:99] auto[1] 251 1 T22 2 T41 4 T42 1
auto[100:103] auto[0] 64 1 T48 1 T64 3 T65 1
auto[100:103] auto[1] 286 1 T22 1 T42 1 T87 3
auto[104:107] auto[0] 410 1 T17 1 T54 1 T58 3
auto[104:107] auto[1] 921 1 T10 1 T17 1 T54 1
auto[108:111] auto[0] 68 1 T303 1 T220 2 T71 2
auto[108:111] auto[1] 240 1 T22 2 T41 3 T42 1
auto[112:115] auto[0] 72 1 T48 1 T64 2 T62 1
auto[112:115] auto[1] 265 1 T22 1 T41 5 T42 1
auto[116:119] auto[0] 60 1 T61 1 T65 1 T71 3
auto[116:119] auto[1] 275 1 T22 1 T41 2 T42 1
auto[120:123] auto[0] 70 1 T64 1 T229 1 T249 3
auto[120:123] auto[1] 281 1 T22 2 T42 1 T87 2
auto[124:127] auto[0] 63 1 T58 2 T48 2 T36 1
auto[124:127] auto[1] 273 1 T41 4 T42 2 T44 3
auto[128:131] auto[0] 66 1 T36 1 T303 2 T193 3
auto[128:131] auto[1] 255 1 T22 2 T41 1 T42 1
auto[132:135] auto[0] 67 1 T64 1 T190 4 T275 1
auto[132:135] auto[1] 255 1 T32 1 T22 2 T41 8
auto[136:139] auto[0] 79 1 T189 3 T64 2 T65 1
auto[136:139] auto[1] 266 1 T22 3 T41 2 T44 8
auto[140:143] auto[0] 65 1 T60 1 T71 1 T236 1
auto[140:143] auto[1] 266 1 T41 1 T42 3 T60 1
auto[144:147] auto[0] 72 1 T58 2 T48 1 T229 2
auto[144:147] auto[1] 256 1 T32 1 T42 1 T44 1
auto[148:151] auto[0] 70 1 T56 1 T188 1 T48 2
auto[148:151] auto[1] 343 1 T41 6 T42 1 T44 4
auto[152:155] auto[0] 58 1 T48 1 T64 2 T62 1
auto[152:155] auto[1] 252 1 T22 2 T41 6 T42 1
auto[156:159] auto[0] 415 1 T19 2 T52 1 T119 1
auto[156:159] auto[1] 1473 1 T19 2 T52 1 T32 2
auto[160:163] auto[0] 79 1 T16 1 T48 4 T193 2
auto[160:163] auto[1] 263 1 T16 1 T22 5 T41 1
auto[164:167] auto[0] 84 1 T48 2 T246 2 T64 2
auto[164:167] auto[1] 262 1 T22 2 T42 2 T58 2
auto[168:171] auto[0] 69 1 T48 1 T63 1 T61 1
auto[168:171] auto[1] 267 1 T22 1 T41 1 T58 2
auto[172:175] auto[0] 76 1 T13 2 T58 2 T48 3
auto[172:175] auto[1] 285 1 T13 2 T22 4 T41 3
auto[176:179] auto[0] 80 1 T56 1 T61 2 T192 1
auto[176:179] auto[1] 311 1 T32 1 T41 1 T44 3
auto[180:183] auto[0] 354 1 T15 1 T59 1 T70 1
auto[180:183] auto[1] 1455 1 T15 1 T59 1 T32 3
auto[184:187] auto[0] 375 1 T50 1 T51 1 T54 3
auto[184:187] auto[1] 861 1 T1 1 T50 1 T51 1
auto[188:191] auto[0] 75 1 T94 1 T188 2 T48 1
auto[188:191] auto[1] 258 1 T22 5 T41 2 T44 4
auto[192:195] auto[0] 57 1 T60 1 T61 1 T65 1
auto[192:195] auto[1] 319 1 T41 3 T42 2 T44 2
auto[196:199] auto[0] 70 1 T58 3 T36 1 T89 1
auto[196:199] auto[1] 251 1 T22 1 T41 8 T87 1
auto[200:203] auto[0] 89 1 T70 2 T55 1 T64 2
auto[200:203] auto[1] 312 1 T32 3 T70 2 T41 5
auto[204:207] auto[0] 79 1 T16 2 T48 2 T61 2
auto[204:207] auto[1] 259 1 T16 2 T22 2 T42 2
auto[208:211] auto[0] 74 1 T58 1 T271 1 T63 1
auto[208:211] auto[1] 246 1 T22 2 T41 4 T44 1
auto[212:215] auto[0] 71 1 T48 1 T64 1 T66 1
auto[212:215] auto[1] 280 1 T32 2 T22 2 T41 2
auto[216:219] auto[0] 75 1 T17 1 T54 3 T58 1
auto[216:219] auto[1] 276 1 T17 1 T54 3 T41 1
auto[220:223] auto[0] 53 1 T17 1 T48 1 T84 1
auto[220:223] auto[1] 269 1 T17 1 T41 2 T44 2
auto[224:227] auto[0] 68 1 T92 1 T58 3 T189 1
auto[224:227] auto[1] 255 1 T92 1 T42 6 T44 2
auto[228:231] auto[0] 68 1 T48 2 T36 1 T296 1
auto[228:231] auto[1] 259 1 T32 1 T22 2 T44 2
auto[232:235] auto[0] 713 1 T20 1 T57 3 T52 1
auto[232:235] auto[1] 2088 1 T10 1 T20 1 T57 3
auto[236:239] auto[0] 58 1 T16 1 T58 1 T61 2
auto[236:239] auto[1] 293 1 T16 1 T22 2 T41 3
auto[240:243] auto[0] 39 1 T287 1 T312 1 T285 2
auto[240:243] auto[1] 289 1 T22 3 T41 2 T42 1
auto[244:247] auto[0] 65 1 T50 1 T48 2 T271 1
auto[244:247] auto[1] 260 1 T50 1 T22 2 T42 2
auto[248:251] auto[0] 91 1 T54 1 T58 2 T48 2
auto[248:251] auto[1] 227 1 T54 1 T41 2 T44 1
auto[252:255] auto[0] 80 1 T36 1 T296 2 T64 1
auto[252:255] auto[1] 281 1 T42 4 T44 4 T58 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%