Unified Coverage Report :: Group :: spi_device_env_pkg::spi_device_env_cov::spi_device_buffer_boundary_cg

Group : spi_device_env_pkg::spi_device_env_cov::spi_device_buffer_boundary_cg

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspaces/repo/scratch/os_regression_2024_08_22/spi_device_1r1w-sim-vcs/default/sim-vcs/../src/lowrisc_dv_spi_device_env_0.1/spi_device_env_cov.sv

---

Summary for Group spi_device_env_pkg::spi_device_env_cov::spi_device_buffer_boundary_cg

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	8	0	8	100.00

Variables for Group spi_device_env_pkg::spi_device_env_cov::spi_device_buffer_boundary_cg

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_flip_position	2	0	2	100.00	100	1	1	2
cp_opcode	6	0	6	100.00	100	1	1	0

Summary for Variable cp_flip_position

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for cp_flip_position

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

107

1

T47

3

T168

1

T170

3

auto[1]

33

1

T47

1

T168

1

T170

1

---

Summary for Variable cp_opcode

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	6	0	6	100.00

User Defined Bins for cp_opcode

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
read_ops[0x03]	20	1			T263	6		T353	8		T354	1
read_ops[0x0b]	24	1			T47	2		T168	2		T355	2
read_ops[0x3b]	36	1			T47	2		T173	2		T263	14
read_ops[0x6b]	23	1			T263	4		T356	2		T353	2
read_ops[0xbb]	7	1			T357	1		T355	4		T358	2
read_ops[0xeb]	30	1			T170	4		T353	10		T359	1