Unified Coverage Report :: Group :: spi_device_env_pkg::spi_device_env_cov::flash_upload_payload_size_cg

Group : spi_device_env_pkg::spi_device_env_cov::flash_upload_payload_size_cg

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_1r1w-sim-vcs/default/sim-vcs/../src/lowrisc_dv_spi_device_env_0.1/spi_device_env_cov.sv

---

Summary for Group spi_device_env_pkg::spi_device_env_cov::flash_upload_payload_size_cg

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	9	0	9	100.00
Crosses	8	0	8	100.00

Variables for Group spi_device_env_pkg::spi_device_env_cov::flash_upload_payload_size_cg

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_is_write	2	0	2	100.00	100	1	1	0
cp_payload_size	7	0	7	100.00	100	1	1	0

Crosses for Group spi_device_env_pkg::spi_device_env_cov::flash_upload_payload_size_cg

CROSS	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	PRINT MISSING	COMMENT
cr_all	8	0	8	100.00	100	1	1	0

Summary for Variable cp_is_write

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	2	0	2	100.00

User Defined Bins for cp_is_write

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

read

781

1

T50

2

T38

3

T39

1

write

1701

1

T12

2

T38

5

T39

11

---

Summary for Variable cp_payload_size

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	7	0	7	100.00

User Defined Bins for cp_payload_size

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
excess_fifo	588	1			T12	2		T38	2		T39	2
frequent_use_values[0]	817	1			T50	2		T38	3		T39	1
frequent_use_values[1]	59	1			T40	1		T61	1		T85	1
frequent_use_values[2]	56	1			T38	1		T194	1		T244	2
frequent_use_values[3]	77	1			T43	1		T85	1		T31	1
frequent_use_values[4]	71	1			T39	1		T40	1		T95	2
frequent_use_values[256]	428	1			T38	2		T39	5		T40	3

---

Summary for Cross cr_all

Samples crossed: cp_is_write cp_payload_size

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
TOTAL	8	0	8	100.00
Automatically Generated Cross Bins	8	0	8	100.00
User Defined Cross Bins	0	0	0

Automatically Generated Cross Bins for cr_all

Bins

cp_is_write	cp_payload_size	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
read	frequent_use_values[0]	781	1			T50	2		T38	3		T39	1
write	excess_fifo	588	1			T12	2		T38	2		T39	2
write	frequent_use_values[0]	36	1			T84	1		T55	1		T57	1
write	frequent_use_values[1]	59	1			T40	1		T61	1		T85	1
write	frequent_use_values[2]	56	1			T38	1		T194	1		T244	2
write	frequent_use_values[3]	77	1			T43	1		T85	1		T31	1
write	frequent_use_values[4]	71	1			T39	1		T40	1		T95	2
write	frequent_use_values[256]	428	1			T38	2		T39	5		T40	3

User Defined Cross Bins for cr_all

Excluded/Illegal bins

NAME	COUNT	STATUS
read_w_nonzero_payload	0	Illegal