Unified Coverage Report :: Group :: spi_device_env_pkg::spi_device_env_cov::spi_device_buffer_boundary_cg

Group : spi_device_env_pkg::spi_device_env_cov::spi_device_buffer_boundary_cg

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspaces/repo/scratch/os_regression_2024_09_23/spi_device_1r1w-sim-vcs/default/sim-vcs/../src/lowrisc_dv_spi_device_env_0.1/spi_device_env_cov.sv

---

Summary for Group spi_device_env_pkg::spi_device_env_cov::spi_device_buffer_boundary_cg

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	8	0	8	100.00

Variables for Group spi_device_env_pkg::spi_device_env_cov::spi_device_buffer_boundary_cg

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_flip_position	2	0	2	100.00	100	1	1	2
cp_opcode	6	0	6	100.00	100	1	1	0

Summary for Variable cp_flip_position

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for cp_flip_position

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

97

1

T21

1

T49

3

T192

2

auto[1]

33

1

T21

1

T49

1

T416

1

---

Summary for Variable cp_opcode

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	6	0	6	100.00

User Defined Bins for cp_opcode

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
read_ops[0x03]	16	1			T21	2		T49	4		T417	4
read_ops[0x0b]	10	1			T418	2		T419	4		T420	2
read_ops[0x3b]	26	1			T416	4		T418	4		T421	2
read_ops[0x6b]	24	1			T422	14		T423	2		T424	8
read_ops[0xbb]	28	1			T192	2		T422	6		T425	8
read_ops[0xeb]	26	1			T372	4		T421	2		T426	2