Unified Coverage Report :: Module :: prim_generic_ram_2p

Module : prim_generic_ram_2p

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_2p_0/rtl/prim_generic_ram_2p.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.gen_generic.u_impl_generic	100.00	100.00				100.00	100.00

---

Module Instance : tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.gen_generic.u_impl_generic

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
							u_mem

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Since this is the module's only instance, the coverage report is the same as for the module.

Line Coverage for Module : prim_generic_ram_2p

	Line No.	Total	Covered	Percent
TOTAL		21	21	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	60	1	1	100.00
CONT_ASSIGN	60	1	1	100.00
CONT_ASSIGN	60	1	1	100.00
CONT_ASSIGN	60	1	1	100.00
CONT_ASSIGN	61	1	1	100.00
CONT_ASSIGN	61	1	1	100.00
CONT_ASSIGN	61	1	1	100.00
CONT_ASSIGN	61	1	1	100.00
ALWAYS	76	6	6	100.00
ALWAYS	91	6	6	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_2p_0/rtl/prim_generic_ram_2p.sv' or '../src/lowrisc_prim_generic_ram_2p_0/rtl/prim_generic_ram_2p.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
49	1	1
60	4	4
61	4	4
76	1	1
77	1	1
78	1	1
79	1	1
80	1	1
			==> MISSING_ELSE
85	1	1
			MISSING_ELSE
91	1	1
92	1	1
93	1	1
94	1	1
95	1	1
			MISSING_ELSE
100	1	1
			MISSING_ELSE

---

Branch Coverage for Module : prim_generic_ram_2p

	Line No.	Total	Covered	Percent
Branches		6	6	100.00
IF	76	3	3	100.00
IF	91	3	3	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_ram_2p_0/rtl/prim_generic_ram_2p.sv' or '../src/lowrisc_prim_generic_ram_2p_0/rtl/prim_generic_ram_2p.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	76	if (a_req_i)
-2-:	77	if (a_write_i)

Branches:

-1-	-2-	Status	Tests
1	1	Covered	T2,T4,T5
1	0	Covered	T2,T4,T5
0	-	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	91	if (b_req_i)
-2-:	92	if (b_write_i)

Branches:

-1-	-2-	Status	Tests
1	1	Covered	T2,T4,T5
1	0	Covered	T2,T4,T5
0	-	Covered	T1,T2,T3

---

Assert Coverage for Module : prim_generic_ram_2p

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	8	8	100.00	8	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	8	8	100.00	8	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
gen_wmask[0].MaskCheckPortA_A	400785262	1880982	0	0
gen_wmask[0].MaskCheckPortB_A	132949227	939526	0	0
gen_wmask[1].MaskCheckPortA_A	400785262	1880982	0	0
gen_wmask[1].MaskCheckPortB_A	132949227	939526	0	0
gen_wmask[2].MaskCheckPortA_A	400785262	1880982	0	0
gen_wmask[2].MaskCheckPortB_A	132949227	939526	0	0
gen_wmask[3].MaskCheckPortA_A	400785262	1880982	0	0
gen_wmask[3].MaskCheckPortB_A	132949227	939526	0	0

gen_wmask[0].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	400785262	1880982	0	0
T2	183064	6656	0	0
T3	3686	0	0	0
T4	128719	7488	0	0
T5	441395	11214	0	0
T6	10706	832	0	0
T7	6715	832	0	0
T8	1127	0	0	0
T9	501520	8482	0	0
T10	21777	832	0	0
T11	908	1	0	0
T12	0	8736	0	0
T13	0	1344	0	0

gen_wmask[0].MaskCheckPortB_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	132949227	939526	0	0
T2	592668	1036	0	0
T3	706	0	0	0
T4	408562	6149	0	0
T5	112197	1619	0	0
T6	7636	0	0	0
T7	12778	0	0	0
T9	637013	10890	0	0
T10	14256	0	0	0
T11	240	4	0	0
T12	382647	3421	0	0
T15	0	7010	0	0
T17	0	4490	0	0
T18	0	3672	0	0
T28	0	3739	0	0

gen_wmask[1].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	400785262	1880982	0	0
T2	183064	6656	0	0
T3	3686	0	0	0
T4	128719	7488	0	0
T5	441395	11214	0	0
T6	10706	832	0	0
T7	6715	832	0	0
T8	1127	0	0	0
T9	501520	8482	0	0
T10	21777	832	0	0
T11	908	1	0	0
T12	0	8736	0	0
T13	0	1344	0	0

gen_wmask[1].MaskCheckPortB_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	132949227	939526	0	0
T2	592668	1036	0	0
T3	706	0	0	0
T4	408562	6149	0	0
T5	112197	1619	0	0
T6	7636	0	0	0
T7	12778	0	0	0
T9	637013	10890	0	0
T10	14256	0	0	0
T11	240	4	0	0
T12	382647	3421	0	0
T15	0	7010	0	0
T17	0	4490	0	0
T18	0	3672	0	0
T28	0	3739	0	0

gen_wmask[2].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	400785262	1880982	0	0
T2	183064	6656	0	0
T3	3686	0	0	0
T4	128719	7488	0	0
T5	441395	11214	0	0
T6	10706	832	0	0
T7	6715	832	0	0
T8	1127	0	0	0
T9	501520	8482	0	0
T10	21777	832	0	0
T11	908	1	0	0
T12	0	8736	0	0
T13	0	1344	0	0

gen_wmask[2].MaskCheckPortB_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	132949227	939526	0	0
T2	592668	1036	0	0
T3	706	0	0	0
T4	408562	6149	0	0
T5	112197	1619	0	0
T6	7636	0	0	0
T7	12778	0	0	0
T9	637013	10890	0	0
T10	14256	0	0	0
T11	240	4	0	0
T12	382647	3421	0	0
T15	0	7010	0	0
T17	0	4490	0	0
T18	0	3672	0	0
T28	0	3739	0	0

gen_wmask[3].MaskCheckPortA_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	400785262	1880982	0	0
T2	183064	6656	0	0
T3	3686	0	0	0
T4	128719	7488	0	0
T5	441395	11214	0	0
T6	10706	832	0	0
T7	6715	832	0	0
T8	1127	0	0	0
T9	501520	8482	0	0
T10	21777	832	0	0
T11	908	1	0	0
T12	0	8736	0	0
T13	0	1344	0	0

gen_wmask[3].MaskCheckPortB_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	132949227	939526	0	0
T2	592668	1036	0	0
T3	706	0	0	0
T4	408562	6149	0	0
T5	112197	1619	0	0
T6	7636	0	0	0
T7	12778	0	0	0
T9	637013	10890	0	0
T10	14256	0	0	0
T11	240	4	0	0
T12	382647	3421	0	0
T15	0	7010	0	0
T17	0	4490	0	0
T18	0	3672	0	0
T28	0	3739	0	0