Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.07 98.44 94.07 98.62 89.36 97.29 95.43 99.25


Total test records in report: 1101
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html

T272 /workspace/coverage/default/25.spi_device_stress_all.389751211 Jun 26 07:02:24 PM PDT 24 Jun 26 07:04:39 PM PDT 24 38262203008 ps
T812 /workspace/coverage/default/35.spi_device_flash_all.3672947382 Jun 26 07:03:03 PM PDT 24 Jun 26 07:07:09 PM PDT 24 144235695298 ps
T813 /workspace/coverage/default/29.spi_device_intercept.1415799071 Jun 26 07:02:38 PM PDT 24 Jun 26 07:02:49 PM PDT 24 416117513 ps
T814 /workspace/coverage/default/3.spi_device_tpm_sts_read.3006633069 Jun 26 07:00:14 PM PDT 24 Jun 26 07:00:18 PM PDT 24 99357520 ps
T815 /workspace/coverage/default/12.spi_device_flash_and_tpm.1925797208 Jun 26 07:01:00 PM PDT 24 Jun 26 07:01:19 PM PDT 24 1665041050 ps
T816 /workspace/coverage/default/10.spi_device_mem_parity.3825659676 Jun 26 07:00:47 PM PDT 24 Jun 26 07:00:51 PM PDT 24 28510996 ps
T817 /workspace/coverage/default/32.spi_device_pass_addr_payload_swap.1995476400 Jun 26 07:02:39 PM PDT 24 Jun 26 07:02:49 PM PDT 24 1288231620 ps
T818 /workspace/coverage/default/44.spi_device_tpm_rw.154155700 Jun 26 07:03:45 PM PDT 24 Jun 26 07:03:50 PM PDT 24 44473402 ps
T819 /workspace/coverage/default/21.spi_device_csb_read.851249438 Jun 26 07:01:55 PM PDT 24 Jun 26 07:02:00 PM PDT 24 44262628 ps
T820 /workspace/coverage/default/28.spi_device_alert_test.3010414150 Jun 26 07:02:37 PM PDT 24 Jun 26 07:02:40 PM PDT 24 60816023 ps
T821 /workspace/coverage/default/41.spi_device_alert_test.3039552722 Jun 26 07:03:47 PM PDT 24 Jun 26 07:03:50 PM PDT 24 13958781 ps
T822 /workspace/coverage/default/36.spi_device_flash_and_tpm_min_idle.1625899787 Jun 26 07:03:16 PM PDT 24 Jun 26 07:04:00 PM PDT 24 19373054086 ps
T823 /workspace/coverage/default/17.spi_device_tpm_read_hw_reg.3159726512 Jun 26 07:01:33 PM PDT 24 Jun 26 07:01:56 PM PDT 24 15871781448 ps
T824 /workspace/coverage/default/14.spi_device_flash_all.1097908716 Jun 26 07:01:17 PM PDT 24 Jun 26 07:02:55 PM PDT 24 35561456802 ps
T825 /workspace/coverage/default/25.spi_device_upload.3708868240 Jun 26 07:02:23 PM PDT 24 Jun 26 07:02:30 PM PDT 24 1210461640 ps
T826 /workspace/coverage/default/6.spi_device_alert_test.3366133284 Jun 26 07:00:43 PM PDT 24 Jun 26 07:00:46 PM PDT 24 93921452 ps
T827 /workspace/coverage/default/34.spi_device_read_buffer_direct.1934787651 Jun 26 07:02:52 PM PDT 24 Jun 26 07:02:58 PM PDT 24 2066625449 ps
T828 /workspace/coverage/default/36.spi_device_flash_all.355939314 Jun 26 07:03:17 PM PDT 24 Jun 26 07:06:20 PM PDT 24 104716537457 ps
T829 /workspace/coverage/default/3.spi_device_mailbox.613461022 Jun 26 07:00:12 PM PDT 24 Jun 26 07:00:20 PM PDT 24 282962473 ps
T830 /workspace/coverage/default/39.spi_device_cfg_cmd.654271823 Jun 26 07:03:30 PM PDT 24 Jun 26 07:03:37 PM PDT 24 335695075 ps
T831 /workspace/coverage/default/13.spi_device_alert_test.2582510604 Jun 26 07:01:16 PM PDT 24 Jun 26 07:01:20 PM PDT 24 12213788 ps
T832 /workspace/coverage/default/35.spi_device_tpm_all.4278690088 Jun 26 07:02:55 PM PDT 24 Jun 26 07:03:27 PM PDT 24 12256540522 ps
T833 /workspace/coverage/default/35.spi_device_flash_mode.393951631 Jun 26 07:03:03 PM PDT 24 Jun 26 07:03:32 PM PDT 24 1306910308 ps
T834 /workspace/coverage/default/26.spi_device_flash_mode.2279844739 Jun 26 07:02:21 PM PDT 24 Jun 26 07:03:06 PM PDT 24 17370459287 ps
T835 /workspace/coverage/default/5.spi_device_mailbox.312861144 Jun 26 07:00:24 PM PDT 24 Jun 26 07:00:34 PM PDT 24 292474303 ps
T271 /workspace/coverage/default/0.spi_device_stress_all.2249653112 Jun 26 07:00:11 PM PDT 24 Jun 26 07:06:22 PM PDT 24 37553566550 ps
T836 /workspace/coverage/default/18.spi_device_upload.4272894480 Jun 26 07:01:34 PM PDT 24 Jun 26 07:01:45 PM PDT 24 975202470 ps
T837 /workspace/coverage/default/3.spi_device_flash_and_tpm_min_idle.2496589238 Jun 26 07:00:22 PM PDT 24 Jun 26 07:00:53 PM PDT 24 5417236747 ps
T838 /workspace/coverage/default/35.spi_device_intercept.605909132 Jun 26 07:03:02 PM PDT 24 Jun 26 07:03:11 PM PDT 24 544597561 ps
T839 /workspace/coverage/default/14.spi_device_pass_addr_payload_swap.2743818422 Jun 26 07:01:16 PM PDT 24 Jun 26 07:01:22 PM PDT 24 737796458 ps
T840 /workspace/coverage/default/43.spi_device_pass_addr_payload_swap.2996962807 Jun 26 07:03:43 PM PDT 24 Jun 26 07:03:48 PM PDT 24 271403429 ps
T841 /workspace/coverage/default/9.spi_device_tpm_rw.1434533384 Jun 26 07:00:48 PM PDT 24 Jun 26 07:00:54 PM PDT 24 138552707 ps
T842 /workspace/coverage/default/49.spi_device_upload.3599495259 Jun 26 07:04:22 PM PDT 24 Jun 26 07:04:33 PM PDT 24 1176006015 ps
T843 /workspace/coverage/default/24.spi_device_cfg_cmd.1523863329 Jun 26 07:02:23 PM PDT 24 Jun 26 07:02:30 PM PDT 24 554505055 ps
T844 /workspace/coverage/default/49.spi_device_alert_test.1722404751 Jun 26 07:04:11 PM PDT 24 Jun 26 07:04:15 PM PDT 24 43592921 ps
T845 /workspace/coverage/default/34.spi_device_pass_cmd_filtering.2438967501 Jun 26 07:02:52 PM PDT 24 Jun 26 07:03:06 PM PDT 24 16027057475 ps
T846 /workspace/coverage/default/48.spi_device_upload.2432443338 Jun 26 07:04:13 PM PDT 24 Jun 26 07:04:21 PM PDT 24 338749963 ps
T847 /workspace/coverage/default/6.spi_device_upload.2898381277 Jun 26 07:00:26 PM PDT 24 Jun 26 07:00:30 PM PDT 24 381693266 ps
T61 /workspace/coverage/default/2.spi_device_sec_cm.1628115438 Jun 26 07:00:09 PM PDT 24 Jun 26 07:00:11 PM PDT 24 245278263 ps
T848 /workspace/coverage/default/24.spi_device_mailbox.4233919221 Jun 26 07:02:23 PM PDT 24 Jun 26 07:04:17 PM PDT 24 60417066697 ps
T849 /workspace/coverage/default/26.spi_device_alert_test.3990651595 Jun 26 07:02:26 PM PDT 24 Jun 26 07:02:30 PM PDT 24 14171588 ps
T850 /workspace/coverage/default/42.spi_device_stress_all.3898856206 Jun 26 07:03:42 PM PDT 24 Jun 26 07:09:07 PM PDT 24 32915618646 ps
T851 /workspace/coverage/default/13.spi_device_csb_read.3357445201 Jun 26 07:01:01 PM PDT 24 Jun 26 07:01:04 PM PDT 24 63593711 ps
T852 /workspace/coverage/default/17.spi_device_flash_all.2490910997 Jun 26 07:01:33 PM PDT 24 Jun 26 07:03:50 PM PDT 24 14724511749 ps
T853 /workspace/coverage/default/29.spi_device_mailbox.1081891361 Jun 26 07:02:41 PM PDT 24 Jun 26 07:03:24 PM PDT 24 3227422790 ps
T854 /workspace/coverage/default/26.spi_device_flash_all.357404233 Jun 26 07:02:27 PM PDT 24 Jun 26 07:02:44 PM PDT 24 10344181442 ps
T855 /workspace/coverage/default/37.spi_device_mailbox.2034195007 Jun 26 07:03:20 PM PDT 24 Jun 26 07:03:24 PM PDT 24 107379285 ps
T856 /workspace/coverage/default/19.spi_device_tpm_sts_read.1518000794 Jun 26 07:01:31 PM PDT 24 Jun 26 07:01:35 PM PDT 24 54306660 ps
T857 /workspace/coverage/default/26.spi_device_intercept.557652987 Jun 26 07:02:21 PM PDT 24 Jun 26 07:02:29 PM PDT 24 297122453 ps
T858 /workspace/coverage/default/12.spi_device_pass_addr_payload_swap.740449234 Jun 26 07:01:01 PM PDT 24 Jun 26 07:01:17 PM PDT 24 4439681886 ps
T859 /workspace/coverage/default/23.spi_device_tpm_all.4150184745 Jun 26 07:02:00 PM PDT 24 Jun 26 07:02:17 PM PDT 24 1529580482 ps
T860 /workspace/coverage/default/42.spi_device_flash_all.2812519341 Jun 26 07:03:41 PM PDT 24 Jun 26 07:04:39 PM PDT 24 2470876466 ps
T861 /workspace/coverage/default/31.spi_device_mailbox.2601829705 Jun 26 07:02:47 PM PDT 24 Jun 26 07:02:54 PM PDT 24 1132505786 ps
T862 /workspace/coverage/default/47.spi_device_pass_addr_payload_swap.2575414064 Jun 26 07:03:56 PM PDT 24 Jun 26 07:04:05 PM PDT 24 4462834615 ps
T863 /workspace/coverage/default/35.spi_device_cfg_cmd.3199372610 Jun 26 07:03:02 PM PDT 24 Jun 26 07:03:07 PM PDT 24 376390548 ps
T864 /workspace/coverage/default/1.spi_device_read_buffer_direct.1270816831 Jun 26 07:00:12 PM PDT 24 Jun 26 07:00:21 PM PDT 24 201954634 ps
T865 /workspace/coverage/default/0.spi_device_mailbox.2458328748 Jun 26 07:00:11 PM PDT 24 Jun 26 07:00:32 PM PDT 24 4287469677 ps
T866 /workspace/coverage/default/21.spi_device_tpm_sts_read.914642407 Jun 26 07:01:55 PM PDT 24 Jun 26 07:01:59 PM PDT 24 28167659 ps
T867 /workspace/coverage/default/11.spi_device_pass_addr_payload_swap.589071041 Jun 26 07:00:47 PM PDT 24 Jun 26 07:00:57 PM PDT 24 498998696 ps
T43 /workspace/coverage/default/36.spi_device_stress_all.3897486143 Jun 26 07:03:16 PM PDT 24 Jun 26 07:09:49 PM PDT 24 41075392072 ps
T868 /workspace/coverage/default/41.spi_device_csb_read.1117838496 Jun 26 07:03:29 PM PDT 24 Jun 26 07:03:34 PM PDT 24 12328230 ps
T869 /workspace/coverage/default/30.spi_device_upload.1172573061 Jun 26 07:02:46 PM PDT 24 Jun 26 07:02:52 PM PDT 24 143585974 ps
T870 /workspace/coverage/default/27.spi_device_tpm_rw.3472177841 Jun 26 07:02:30 PM PDT 24 Jun 26 07:02:34 PM PDT 24 3506653649 ps
T871 /workspace/coverage/default/46.spi_device_flash_and_tpm_min_idle.2333618361 Jun 26 07:04:05 PM PDT 24 Jun 26 07:08:56 PM PDT 24 279703837043 ps
T872 /workspace/coverage/default/25.spi_device_read_buffer_direct.1387839798 Jun 26 07:02:24 PM PDT 24 Jun 26 07:02:34 PM PDT 24 1972010552 ps
T873 /workspace/coverage/default/39.spi_device_tpm_read_hw_reg.3635781653 Jun 26 07:03:28 PM PDT 24 Jun 26 07:03:32 PM PDT 24 342458430 ps
T874 /workspace/coverage/default/45.spi_device_csb_read.2382293588 Jun 26 07:03:51 PM PDT 24 Jun 26 07:03:53 PM PDT 24 22404346 ps
T875 /workspace/coverage/default/6.spi_device_mem_parity.1484735217 Jun 26 07:00:20 PM PDT 24 Jun 26 07:00:22 PM PDT 24 85065970 ps
T876 /workspace/coverage/default/0.spi_device_tpm_all.2829848728 Jun 26 06:59:59 PM PDT 24 Jun 26 07:00:22 PM PDT 24 2885621800 ps
T877 /workspace/coverage/default/21.spi_device_flash_and_tpm.3769343491 Jun 26 07:01:52 PM PDT 24 Jun 26 07:03:08 PM PDT 24 10397473675 ps
T878 /workspace/coverage/default/17.spi_device_flash_and_tpm.630101530 Jun 26 07:01:33 PM PDT 24 Jun 26 07:01:51 PM PDT 24 5689068893 ps
T172 /workspace/coverage/default/13.spi_device_upload.2427786133 Jun 26 07:01:15 PM PDT 24 Jun 26 07:01:26 PM PDT 24 17903169608 ps
T879 /workspace/coverage/default/18.spi_device_mem_parity.2757645524 Jun 26 07:01:38 PM PDT 24 Jun 26 07:01:40 PM PDT 24 45032604 ps
T880 /workspace/coverage/default/0.spi_device_tpm_read_hw_reg.990870747 Jun 26 06:59:58 PM PDT 24 Jun 26 07:00:01 PM PDT 24 45825708 ps
T881 /workspace/coverage/default/34.spi_device_tpm_rw.1612807778 Jun 26 07:02:52 PM PDT 24 Jun 26 07:02:57 PM PDT 24 17306367 ps
T882 /workspace/coverage/default/24.spi_device_pass_addr_payload_swap.4245485206 Jun 26 07:02:22 PM PDT 24 Jun 26 07:02:26 PM PDT 24 112163039 ps
T883 /workspace/coverage/default/41.spi_device_tpm_read_hw_reg.1131961326 Jun 26 07:03:32 PM PDT 24 Jun 26 07:03:48 PM PDT 24 9821182347 ps
T884 /workspace/coverage/default/20.spi_device_mailbox.3872687789 Jun 26 07:02:00 PM PDT 24 Jun 26 07:02:22 PM PDT 24 1966931901 ps
T885 /workspace/coverage/default/4.spi_device_csb_read.3741442746 Jun 26 07:00:21 PM PDT 24 Jun 26 07:00:23 PM PDT 24 22503662 ps
T886 /workspace/coverage/default/25.spi_device_flash_mode.2448905630 Jun 26 07:02:22 PM PDT 24 Jun 26 07:02:47 PM PDT 24 1099744364 ps
T887 /workspace/coverage/default/27.spi_device_tpm_all.1270482267 Jun 26 07:02:27 PM PDT 24 Jun 26 07:02:31 PM PDT 24 45940449 ps
T888 /workspace/coverage/default/5.spi_device_flash_all.2480063787 Jun 26 07:00:23 PM PDT 24 Jun 26 07:00:36 PM PDT 24 1400537323 ps
T889 /workspace/coverage/default/40.spi_device_upload.504730393 Jun 26 07:03:29 PM PDT 24 Jun 26 07:03:49 PM PDT 24 9161584719 ps
T890 /workspace/coverage/default/11.spi_device_tpm_rw.2215503056 Jun 26 07:00:47 PM PDT 24 Jun 26 07:00:52 PM PDT 24 24247499 ps
T891 /workspace/coverage/default/30.spi_device_flash_all.313007923 Jun 26 07:02:38 PM PDT 24 Jun 26 07:03:29 PM PDT 24 24897361292 ps
T892 /workspace/coverage/default/7.spi_device_cfg_cmd.2152573167 Jun 26 07:00:42 PM PDT 24 Jun 26 07:00:47 PM PDT 24 67814049 ps
T893 /workspace/coverage/default/29.spi_device_tpm_all.2618314122 Jun 26 07:02:37 PM PDT 24 Jun 26 07:03:12 PM PDT 24 2150677522 ps
T894 /workspace/coverage/default/6.spi_device_tpm_rw.2598053192 Jun 26 07:00:20 PM PDT 24 Jun 26 07:00:30 PM PDT 24 663495385 ps
T895 /workspace/coverage/default/5.spi_device_flash_mode.2984591691 Jun 26 07:00:18 PM PDT 24 Jun 26 07:00:37 PM PDT 24 596225600 ps
T896 /workspace/coverage/default/24.spi_device_tpm_all.4023274197 Jun 26 07:02:21 PM PDT 24 Jun 26 07:02:30 PM PDT 24 820831934 ps
T897 /workspace/coverage/default/19.spi_device_intercept.1031275429 Jun 26 07:01:30 PM PDT 24 Jun 26 07:01:40 PM PDT 24 657364989 ps
T898 /workspace/coverage/default/29.spi_device_tpm_read_hw_reg.1729384393 Jun 26 07:02:40 PM PDT 24 Jun 26 07:03:04 PM PDT 24 28745681189 ps
T899 /workspace/coverage/default/33.spi_device_tpm_all.2099913366 Jun 26 07:02:51 PM PDT 24 Jun 26 07:03:13 PM PDT 24 6065161980 ps
T900 /workspace/coverage/default/23.spi_device_tpm_rw.2731975848 Jun 26 07:01:59 PM PDT 24 Jun 26 07:02:07 PM PDT 24 242949161 ps
T901 /workspace/coverage/default/28.spi_device_pass_cmd_filtering.3202677517 Jun 26 07:02:44 PM PDT 24 Jun 26 07:02:52 PM PDT 24 416455727 ps
T902 /workspace/coverage/default/3.spi_device_tpm_read_hw_reg.3787921371 Jun 26 07:00:15 PM PDT 24 Jun 26 07:00:22 PM PDT 24 1658911636 ps
T903 /workspace/coverage/default/14.spi_device_read_buffer_direct.54140922 Jun 26 07:01:14 PM PDT 24 Jun 26 07:01:22 PM PDT 24 489521463 ps
T904 /workspace/coverage/default/24.spi_device_flash_all.486656688 Jun 26 07:02:21 PM PDT 24 Jun 26 07:03:33 PM PDT 24 2741559777 ps
T905 /workspace/coverage/default/23.spi_device_csb_read.2449258526 Jun 26 07:01:56 PM PDT 24 Jun 26 07:02:00 PM PDT 24 49639213 ps
T906 /workspace/coverage/default/23.spi_device_mailbox.621126156 Jun 26 07:01:57 PM PDT 24 Jun 26 07:02:21 PM PDT 24 1524730686 ps
T56 /workspace/coverage/default/0.spi_device_ram_cfg.3105598602 Jun 26 06:59:59 PM PDT 24 Jun 26 07:00:04 PM PDT 24 43500378 ps
T907 /workspace/coverage/default/38.spi_device_flash_all.794297511 Jun 26 07:03:17 PM PDT 24 Jun 26 07:05:57 PM PDT 24 21270821257 ps
T908 /workspace/coverage/default/32.spi_device_flash_all.4252206870 Jun 26 07:02:54 PM PDT 24 Jun 26 07:07:50 PM PDT 24 170644838583 ps
T909 /workspace/coverage/default/22.spi_device_flash_and_tpm.1699239867 Jun 26 07:01:52 PM PDT 24 Jun 26 07:02:42 PM PDT 24 19602505539 ps
T910 /workspace/coverage/default/13.spi_device_tpm_rw.272370588 Jun 26 07:01:16 PM PDT 24 Jun 26 07:01:18 PM PDT 24 21752127 ps
T911 /workspace/coverage/default/39.spi_device_flash_mode.639177299 Jun 26 07:03:30 PM PDT 24 Jun 26 07:04:42 PM PDT 24 9352908759 ps
T912 /workspace/coverage/default/32.spi_device_tpm_read_hw_reg.199195924 Jun 26 07:02:42 PM PDT 24 Jun 26 07:02:54 PM PDT 24 1471353667 ps
T913 /workspace/coverage/default/46.spi_device_tpm_read_hw_reg.3816006777 Jun 26 07:03:58 PM PDT 24 Jun 26 07:04:20 PM PDT 24 103506107164 ps
T914 /workspace/coverage/default/34.spi_device_alert_test.1549976996 Jun 26 07:03:05 PM PDT 24 Jun 26 07:03:08 PM PDT 24 14568963 ps
T915 /workspace/coverage/default/17.spi_device_pass_cmd_filtering.1201589003 Jun 26 07:01:31 PM PDT 24 Jun 26 07:01:38 PM PDT 24 140878667 ps
T916 /workspace/coverage/default/24.spi_device_tpm_sts_read.4207595880 Jun 26 07:02:25 PM PDT 24 Jun 26 07:02:29 PM PDT 24 18074152 ps
T917 /workspace/coverage/default/46.spi_device_read_buffer_direct.1555437876 Jun 26 07:03:58 PM PDT 24 Jun 26 07:04:09 PM PDT 24 1656773629 ps
T918 /workspace/coverage/default/49.spi_device_csb_read.2915625011 Jun 26 07:04:12 PM PDT 24 Jun 26 07:04:16 PM PDT 24 45272130 ps
T919 /workspace/coverage/default/4.spi_device_flash_and_tpm.1432746952 Jun 26 07:00:31 PM PDT 24 Jun 26 07:05:41 PM PDT 24 64550886726 ps
T920 /workspace/coverage/default/4.spi_device_upload.1744172810 Jun 26 07:00:22 PM PDT 24 Jun 26 07:00:32 PM PDT 24 1591512638 ps
T921 /workspace/coverage/default/2.spi_device_intercept.1515165166 Jun 26 07:00:11 PM PDT 24 Jun 26 07:00:22 PM PDT 24 1858175282 ps
T922 /workspace/coverage/default/41.spi_device_pass_addr_payload_swap.812811766 Jun 26 07:03:32 PM PDT 24 Jun 26 07:03:59 PM PDT 24 8458660153 ps
T923 /workspace/coverage/default/28.spi_device_flash_all.327923549 Jun 26 07:02:37 PM PDT 24 Jun 26 07:04:27 PM PDT 24 21101960603 ps
T924 /workspace/coverage/default/30.spi_device_cfg_cmd.1931321444 Jun 26 07:02:40 PM PDT 24 Jun 26 07:02:48 PM PDT 24 190731731 ps
T925 /workspace/coverage/default/43.spi_device_tpm_all.4119287267 Jun 26 07:03:43 PM PDT 24 Jun 26 07:04:13 PM PDT 24 9136705698 ps
T926 /workspace/coverage/default/46.spi_device_pass_addr_payload_swap.744483718 Jun 26 07:03:58 PM PDT 24 Jun 26 07:04:04 PM PDT 24 200356905 ps
T927 /workspace/coverage/default/14.spi_device_mailbox.1426645678 Jun 26 07:01:19 PM PDT 24 Jun 26 07:01:35 PM PDT 24 2543885289 ps
T928 /workspace/coverage/default/4.spi_device_pass_cmd_filtering.1510804978 Jun 26 07:00:19 PM PDT 24 Jun 26 07:00:37 PM PDT 24 11903818214 ps
T929 /workspace/coverage/default/4.spi_device_cfg_cmd.3354657534 Jun 26 07:00:31 PM PDT 24 Jun 26 07:00:38 PM PDT 24 487017888 ps
T930 /workspace/coverage/default/17.spi_device_cfg_cmd.1908105804 Jun 26 07:01:30 PM PDT 24 Jun 26 07:01:37 PM PDT 24 2020220423 ps
T931 /workspace/coverage/default/33.spi_device_tpm_sts_read.4013055119 Jun 26 07:02:51 PM PDT 24 Jun 26 07:02:54 PM PDT 24 527377074 ps
T932 /workspace/coverage/default/15.spi_device_tpm_sts_read.202813057 Jun 26 07:01:18 PM PDT 24 Jun 26 07:01:22 PM PDT 24 52348674 ps
T933 /workspace/coverage/default/4.spi_device_read_buffer_direct.2833095134 Jun 26 07:00:23 PM PDT 24 Jun 26 07:00:30 PM PDT 24 632026568 ps
T83 /workspace/coverage/default/12.spi_device_stress_all.1239408172 Jun 26 07:01:01 PM PDT 24 Jun 26 07:01:35 PM PDT 24 3555218677 ps
T934 /workspace/coverage/default/32.spi_device_tpm_sts_read.721007189 Jun 26 07:02:42 PM PDT 24 Jun 26 07:02:46 PM PDT 24 323281498 ps
T935 /workspace/coverage/default/28.spi_device_upload.2118707976 Jun 26 07:02:44 PM PDT 24 Jun 26 07:02:56 PM PDT 24 1621989976 ps
T936 /workspace/coverage/default/20.spi_device_flash_all.246791136 Jun 26 07:01:55 PM PDT 24 Jun 26 07:02:36 PM PDT 24 2561647104 ps
T937 /workspace/coverage/default/6.spi_device_intercept.2569432194 Jun 26 07:00:23 PM PDT 24 Jun 26 07:00:32 PM PDT 24 655858154 ps
T938 /workspace/coverage/default/48.spi_device_flash_and_tpm_min_idle.2240893009 Jun 26 07:04:11 PM PDT 24 Jun 26 07:04:28 PM PDT 24 1199601400 ps
T939 /workspace/coverage/default/42.spi_device_cfg_cmd.980394104 Jun 26 07:03:42 PM PDT 24 Jun 26 07:03:50 PM PDT 24 2131546561 ps
T940 /workspace/coverage/default/19.spi_device_pass_addr_payload_swap.1186172570 Jun 26 07:01:34 PM PDT 24 Jun 26 07:01:40 PM PDT 24 348662564 ps
T941 /workspace/coverage/default/37.spi_device_flash_all.1101421447 Jun 26 07:03:16 PM PDT 24 Jun 26 07:04:52 PM PDT 24 7494697451 ps
T942 /workspace/coverage/default/8.spi_device_mailbox.2477403003 Jun 26 07:00:39 PM PDT 24 Jun 26 07:00:56 PM PDT 24 1824797136 ps
T943 /workspace/coverage/default/22.spi_device_flash_mode.27565549 Jun 26 07:01:55 PM PDT 24 Jun 26 07:02:43 PM PDT 24 2802512629 ps
T944 /workspace/coverage/default/32.spi_device_tpm_all.2869688328 Jun 26 07:02:47 PM PDT 24 Jun 26 07:03:13 PM PDT 24 4811530868 ps
T945 /workspace/coverage/default/35.spi_device_flash_and_tpm.2400597774 Jun 26 07:03:06 PM PDT 24 Jun 26 07:07:16 PM PDT 24 57937477107 ps
T946 /workspace/coverage/default/15.spi_device_flash_all.2862270973 Jun 26 07:01:17 PM PDT 24 Jun 26 07:05:34 PM PDT 24 36837120625 ps
T947 /workspace/coverage/default/43.spi_device_mailbox.1997520350 Jun 26 07:03:45 PM PDT 24 Jun 26 07:03:51 PM PDT 24 105682521 ps
T948 /workspace/coverage/default/16.spi_device_intercept.855710956 Jun 26 07:01:31 PM PDT 24 Jun 26 07:01:37 PM PDT 24 140825884 ps
T949 /workspace/coverage/default/36.spi_device_upload.4099605409 Jun 26 07:03:16 PM PDT 24 Jun 26 07:03:22 PM PDT 24 1189111639 ps
T950 /workspace/coverage/default/15.spi_device_alert_test.1994575405 Jun 26 07:01:16 PM PDT 24 Jun 26 07:01:20 PM PDT 24 21250424 ps
T951 /workspace/coverage/default/43.spi_device_tpm_rw.1316580351 Jun 26 07:03:43 PM PDT 24 Jun 26 07:03:47 PM PDT 24 75460303 ps
T952 /workspace/coverage/default/44.spi_device_alert_test.2523968343 Jun 26 07:03:48 PM PDT 24 Jun 26 07:03:51 PM PDT 24 94390987 ps
T953 /workspace/coverage/default/42.spi_device_csb_read.2615274507 Jun 26 07:03:47 PM PDT 24 Jun 26 07:03:50 PM PDT 24 17650190 ps
T954 /workspace/coverage/default/19.spi_device_mem_parity.126173214 Jun 26 07:01:33 PM PDT 24 Jun 26 07:01:37 PM PDT 24 63030117 ps
T197 /workspace/coverage/default/9.spi_device_flash_and_tpm_min_idle.3749627889 Jun 26 07:00:48 PM PDT 24 Jun 26 07:03:28 PM PDT 24 7918942687 ps
T955 /workspace/coverage/default/27.spi_device_csb_read.1838649306 Jun 26 07:02:26 PM PDT 24 Jun 26 07:02:30 PM PDT 24 189972987 ps
T956 /workspace/coverage/default/4.spi_device_mem_parity.87171292 Jun 26 07:00:22 PM PDT 24 Jun 26 07:00:24 PM PDT 24 27050149 ps
T957 /workspace/coverage/default/38.spi_device_pass_cmd_filtering.4033417021 Jun 26 07:03:16 PM PDT 24 Jun 26 07:03:24 PM PDT 24 6985668349 ps
T958 /workspace/coverage/default/48.spi_device_flash_and_tpm.2138499032 Jun 26 07:04:10 PM PDT 24 Jun 26 07:07:38 PM PDT 24 100211863974 ps
T959 /workspace/coverage/default/18.spi_device_pass_addr_payload_swap.2275789611 Jun 26 07:01:32 PM PDT 24 Jun 26 07:01:39 PM PDT 24 2779069434 ps
T960 /workspace/coverage/default/9.spi_device_intercept.1746750438 Jun 26 07:00:47 PM PDT 24 Jun 26 07:00:58 PM PDT 24 662212643 ps
T961 /workspace/coverage/default/26.spi_device_flash_and_tpm_min_idle.81324412 Jun 26 07:02:28 PM PDT 24 Jun 26 07:02:52 PM PDT 24 1174178858 ps
T962 /workspace/coverage/default/25.spi_device_tpm_sts_read.3531533520 Jun 26 07:02:32 PM PDT 24 Jun 26 07:02:33 PM PDT 24 46835739 ps
T963 /workspace/coverage/default/21.spi_device_mailbox.2050377279 Jun 26 07:01:53 PM PDT 24 Jun 26 07:02:13 PM PDT 24 588364114 ps
T964 /workspace/coverage/default/16.spi_device_read_buffer_direct.2582725578 Jun 26 07:01:31 PM PDT 24 Jun 26 07:01:39 PM PDT 24 949449260 ps
T965 /workspace/coverage/default/5.spi_device_stress_all.423438176 Jun 26 07:00:28 PM PDT 24 Jun 26 07:02:45 PM PDT 24 16072256066 ps
T966 /workspace/coverage/default/49.spi_device_tpm_all.1362763025 Jun 26 07:04:10 PM PDT 24 Jun 26 07:04:37 PM PDT 24 8222167260 ps
T967 /workspace/coverage/default/35.spi_device_stress_all.1624773288 Jun 26 07:03:02 PM PDT 24 Jun 26 07:04:42 PM PDT 24 43114868749 ps
T968 /workspace/coverage/default/36.spi_device_cfg_cmd.2301874609 Jun 26 07:03:16 PM PDT 24 Jun 26 07:03:20 PM PDT 24 116221747 ps
T969 /workspace/coverage/default/26.spi_device_pass_addr_payload_swap.3878380787 Jun 26 07:02:25 PM PDT 24 Jun 26 07:02:36 PM PDT 24 6619707111 ps
T970 /workspace/coverage/default/0.spi_device_upload.3806152524 Jun 26 07:00:13 PM PDT 24 Jun 26 07:00:31 PM PDT 24 8676675077 ps
T971 /workspace/coverage/default/23.spi_device_read_buffer_direct.1042245533 Jun 26 07:02:21 PM PDT 24 Jun 26 07:02:26 PM PDT 24 589120252 ps
T972 /workspace/coverage/default/8.spi_device_flash_mode.1477191448 Jun 26 07:00:39 PM PDT 24 Jun 26 07:00:52 PM PDT 24 854679157 ps
T973 /workspace/coverage/default/35.spi_device_csb_read.2317773469 Jun 26 07:02:53 PM PDT 24 Jun 26 07:02:58 PM PDT 24 38056634 ps
T974 /workspace/coverage/default/15.spi_device_cfg_cmd.3510793005 Jun 26 07:01:19 PM PDT 24 Jun 26 07:01:24 PM PDT 24 135248047 ps
T975 /workspace/coverage/default/15.spi_device_mailbox.3801473934 Jun 26 07:01:16 PM PDT 24 Jun 26 07:02:44 PM PDT 24 18421207276 ps
T976 /workspace/coverage/default/10.spi_device_tpm_rw.2392183318 Jun 26 07:00:47 PM PDT 24 Jun 26 07:00:51 PM PDT 24 141573329 ps
T977 /workspace/coverage/default/11.spi_device_tpm_sts_read.620625412 Jun 26 07:00:44 PM PDT 24 Jun 26 07:00:47 PM PDT 24 49963443 ps
T978 /workspace/coverage/default/26.spi_device_stress_all.15200206 Jun 26 07:02:28 PM PDT 24 Jun 26 07:02:32 PM PDT 24 42368867 ps
T979 /workspace/coverage/default/36.spi_device_alert_test.326865745 Jun 26 07:03:49 PM PDT 24 Jun 26 07:03:52 PM PDT 24 12973388 ps
T980 /workspace/coverage/cover_reg_top/24.spi_device_intr_test.1725231215 Jun 26 06:58:04 PM PDT 24 Jun 26 06:58:08 PM PDT 24 23417030 ps
T981 /workspace/coverage/cover_reg_top/45.spi_device_intr_test.1858000840 Jun 26 06:58:18 PM PDT 24 Jun 26 06:58:23 PM PDT 24 12807614 ps
T129 /workspace/coverage/cover_reg_top/4.spi_device_same_csr_outstanding.3061812195 Jun 26 06:57:25 PM PDT 24 Jun 26 06:57:30 PM PDT 24 111968767 ps
T982 /workspace/coverage/cover_reg_top/35.spi_device_intr_test.565122603 Jun 26 06:58:02 PM PDT 24 Jun 26 06:58:05 PM PDT 24 16120627 ps
T84 /workspace/coverage/cover_reg_top/14.spi_device_tl_intg_err.2494231731 Jun 26 06:57:49 PM PDT 24 Jun 26 06:58:05 PM PDT 24 199963343 ps
T983 /workspace/coverage/cover_reg_top/21.spi_device_intr_test.13551178 Jun 26 06:58:03 PM PDT 24 Jun 26 06:58:06 PM PDT 24 15108813 ps
T984 /workspace/coverage/cover_reg_top/0.spi_device_mem_walk.1449101648 Jun 26 06:57:20 PM PDT 24 Jun 26 06:57:23 PM PDT 24 158369334 ps
T130 /workspace/coverage/cover_reg_top/7.spi_device_csr_rw.1581660414 Jun 26 06:57:39 PM PDT 24 Jun 26 06:57:43 PM PDT 24 919038976 ps
T106 /workspace/coverage/cover_reg_top/0.spi_device_csr_aliasing.433968642 Jun 26 06:57:19 PM PDT 24 Jun 26 06:57:45 PM PDT 24 913723167 ps
T85 /workspace/coverage/cover_reg_top/10.spi_device_tl_errors.625982552 Jun 26 06:57:39 PM PDT 24 Jun 26 06:57:45 PM PDT 24 152738044 ps
T985 /workspace/coverage/cover_reg_top/41.spi_device_intr_test.3180963197 Jun 26 06:58:03 PM PDT 24 Jun 26 06:58:07 PM PDT 24 25467015 ps
T107 /workspace/coverage/cover_reg_top/15.spi_device_csr_rw.4015845682 Jun 26 06:57:53 PM PDT 24 Jun 26 06:57:57 PM PDT 24 124072244 ps
T108 /workspace/coverage/cover_reg_top/1.spi_device_mem_partial_access.2136150108 Jun 26 06:57:25 PM PDT 24 Jun 26 06:57:30 PM PDT 24 184945699 ps
T986 /workspace/coverage/cover_reg_top/20.spi_device_intr_test.1164692782 Jun 26 06:58:04 PM PDT 24 Jun 26 06:58:08 PM PDT 24 44395852 ps
T86 /workspace/coverage/cover_reg_top/5.spi_device_tl_errors.1886049331 Jun 26 06:57:25 PM PDT 24 Jun 26 06:57:34 PM PDT 24 768971855 ps
T987 /workspace/coverage/cover_reg_top/27.spi_device_intr_test.2546693704 Jun 26 06:58:02 PM PDT 24 Jun 26 06:58:04 PM PDT 24 29933132 ps
T89 /workspace/coverage/cover_reg_top/11.spi_device_tl_intg_err.3307512176 Jun 26 06:57:41 PM PDT 24 Jun 26 06:58:06 PM PDT 24 7554100839 ps
T109 /workspace/coverage/cover_reg_top/4.spi_device_mem_partial_access.906221445 Jun 26 06:57:21 PM PDT 24 Jun 26 06:57:25 PM PDT 24 59542219 ps
T131 /workspace/coverage/cover_reg_top/8.spi_device_csr_rw.210513714 Jun 26 06:57:47 PM PDT 24 Jun 26 06:57:50 PM PDT 24 42750348 ps
T988 /workspace/coverage/cover_reg_top/48.spi_device_intr_test.2534517848 Jun 26 06:58:19 PM PDT 24 Jun 26 06:58:25 PM PDT 24 25008753 ps
T88 /workspace/coverage/cover_reg_top/14.spi_device_csr_mem_rw_with_rand_reset.1300156107 Jun 26 06:57:51 PM PDT 24 Jun 26 06:57:56 PM PDT 24 215285457 ps
T87 /workspace/coverage/cover_reg_top/10.spi_device_csr_mem_rw_with_rand_reset.70753176 Jun 26 06:57:39 PM PDT 24 Jun 26 06:57:43 PM PDT 24 80284836 ps
T989 /workspace/coverage/cover_reg_top/13.spi_device_intr_test.1458882780 Jun 26 06:57:49 PM PDT 24 Jun 26 06:57:52 PM PDT 24 48552695 ps
T990 /workspace/coverage/cover_reg_top/19.spi_device_intr_test.4263713572 Jun 26 06:58:05 PM PDT 24 Jun 26 06:58:09 PM PDT 24 21707865 ps
T90 /workspace/coverage/cover_reg_top/9.spi_device_tl_intg_err.1341583357 Jun 26 06:57:36 PM PDT 24 Jun 26 06:57:55 PM PDT 24 558429971 ps
T991 /workspace/coverage/cover_reg_top/6.spi_device_intr_test.938185852 Jun 26 06:57:39 PM PDT 24 Jun 26 06:57:42 PM PDT 24 44741266 ps
T100 /workspace/coverage/cover_reg_top/17.spi_device_csr_mem_rw_with_rand_reset.3507153054 Jun 26 06:58:02 PM PDT 24 Jun 26 06:58:06 PM PDT 24 47262687 ps
T141 /workspace/coverage/cover_reg_top/3.spi_device_csr_aliasing.588477851 Jun 26 06:57:24 PM PDT 24 Jun 26 06:57:36 PM PDT 24 894340649 ps
T992 /workspace/coverage/cover_reg_top/12.spi_device_intr_test.3745256017 Jun 26 06:57:51 PM PDT 24 Jun 26 06:57:54 PM PDT 24 40124522 ps
T110 /workspace/coverage/cover_reg_top/1.spi_device_csr_bit_bash.2094464843 Jun 26 06:57:26 PM PDT 24 Jun 26 06:57:53 PM PDT 24 707810583 ps
T993 /workspace/coverage/cover_reg_top/29.spi_device_intr_test.154514069 Jun 26 06:58:04 PM PDT 24 Jun 26 06:58:08 PM PDT 24 28785229 ps
T132 /workspace/coverage/cover_reg_top/12.spi_device_same_csr_outstanding.2536877003 Jun 26 06:57:52 PM PDT 24 Jun 26 06:57:57 PM PDT 24 47462049 ps
T111 /workspace/coverage/cover_reg_top/3.spi_device_csr_bit_bash.146465061 Jun 26 06:57:23 PM PDT 24 Jun 26 06:58:00 PM PDT 24 1870151918 ps
T96 /workspace/coverage/cover_reg_top/10.spi_device_tl_intg_err.28016727 Jun 26 06:57:40 PM PDT 24 Jun 26 06:57:56 PM PDT 24 2266860592 ps
T95 /workspace/coverage/cover_reg_top/17.spi_device_tl_errors.4152734232 Jun 26 06:57:53 PM PDT 24 Jun 26 06:57:57 PM PDT 24 108857331 ps
T133 /workspace/coverage/cover_reg_top/17.spi_device_same_csr_outstanding.3554945988 Jun 26 06:58:01 PM PDT 24 Jun 26 06:58:04 PM PDT 24 351460214 ps
T93 /workspace/coverage/cover_reg_top/0.spi_device_tl_errors.2051382064 Jun 26 06:57:20 PM PDT 24 Jun 26 06:57:26 PM PDT 24 99424248 ps
T101 /workspace/coverage/cover_reg_top/8.spi_device_csr_mem_rw_with_rand_reset.2620038449 Jun 26 06:57:38 PM PDT 24 Jun 26 06:57:41 PM PDT 24 57663078 ps
T112 /workspace/coverage/cover_reg_top/2.spi_device_mem_partial_access.1689008711 Jun 26 06:57:24 PM PDT 24 Jun 26 06:57:29 PM PDT 24 203941665 ps
T102 /workspace/coverage/cover_reg_top/12.spi_device_csr_mem_rw_with_rand_reset.3648083803 Jun 26 06:57:50 PM PDT 24 Jun 26 06:57:54 PM PDT 24 88635848 ps
T94 /workspace/coverage/cover_reg_top/18.spi_device_tl_errors.1660552311 Jun 26 06:58:03 PM PDT 24 Jun 26 06:58:11 PM PDT 24 145405567 ps
T994 /workspace/coverage/cover_reg_top/40.spi_device_intr_test.1959876887 Jun 26 06:58:03 PM PDT 24 Jun 26 06:58:06 PM PDT 24 138981339 ps
T995 /workspace/coverage/cover_reg_top/44.spi_device_intr_test.855030087 Jun 26 06:58:16 PM PDT 24 Jun 26 06:58:20 PM PDT 24 19509288 ps
T996 /workspace/coverage/cover_reg_top/7.spi_device_intr_test.2171725378 Jun 26 06:57:38 PM PDT 24 Jun 26 06:57:41 PM PDT 24 30428487 ps
T163 /workspace/coverage/cover_reg_top/17.spi_device_tl_intg_err.1313181811 Jun 26 06:57:51 PM PDT 24 Jun 26 06:58:17 PM PDT 24 5415962793 ps
T72 /workspace/coverage/cover_reg_top/4.spi_device_csr_hw_reset.2067112436 Jun 26 06:57:32 PM PDT 24 Jun 26 06:57:34 PM PDT 24 46599323 ps
T997 /workspace/coverage/cover_reg_top/4.spi_device_mem_walk.2718159626 Jun 26 06:57:26 PM PDT 24 Jun 26 06:57:30 PM PDT 24 13052173 ps
T998 /workspace/coverage/cover_reg_top/37.spi_device_intr_test.1071575265 Jun 26 06:58:05 PM PDT 24 Jun 26 06:58:08 PM PDT 24 18611543 ps
T113 /workspace/coverage/cover_reg_top/1.spi_device_csr_rw.2457449319 Jun 26 06:57:20 PM PDT 24 Jun 26 06:57:24 PM PDT 24 115313550 ps
T999 /workspace/coverage/cover_reg_top/18.spi_device_same_csr_outstanding.1911210963 Jun 26 06:58:05 PM PDT 24 Jun 26 06:58:10 PM PDT 24 255922651 ps
T142 /workspace/coverage/cover_reg_top/0.spi_device_csr_mem_rw_with_rand_reset.2552369602 Jun 26 06:57:21 PM PDT 24 Jun 26 06:57:27 PM PDT 24 156972204 ps
T114 /workspace/coverage/cover_reg_top/16.spi_device_csr_rw.3714629827 Jun 26 06:57:52 PM PDT 24 Jun 26 06:57:57 PM PDT 24 148932747 ps
T1000 /workspace/coverage/cover_reg_top/13.spi_device_same_csr_outstanding.3662687502 Jun 26 06:57:50 PM PDT 24 Jun 26 06:57:55 PM PDT 24 381780032 ps
T1001 /workspace/coverage/cover_reg_top/2.spi_device_intr_test.2762511312 Jun 26 06:57:22 PM PDT 24 Jun 26 06:57:25 PM PDT 24 13678739 ps
T115 /workspace/coverage/cover_reg_top/12.spi_device_csr_rw.1342572848 Jun 26 06:57:49 PM PDT 24 Jun 26 06:57:54 PM PDT 24 137249897 ps
T1002 /workspace/coverage/cover_reg_top/7.spi_device_same_csr_outstanding.1899295391 Jun 26 06:57:40 PM PDT 24 Jun 26 06:57:45 PM PDT 24 527176187 ps
T116 /workspace/coverage/cover_reg_top/5.spi_device_csr_rw.204609002 Jun 26 06:57:21 PM PDT 24 Jun 26 06:57:24 PM PDT 24 140536334 ps
T97 /workspace/coverage/cover_reg_top/11.spi_device_tl_errors.1628180867 Jun 26 06:57:42 PM PDT 24 Jun 26 06:57:47 PM PDT 24 375426471 ps
T118 /workspace/coverage/cover_reg_top/3.spi_device_mem_partial_access.415977956 Jun 26 06:57:22 PM PDT 24 Jun 26 06:57:26 PM PDT 24 33555899 ps
T117 /workspace/coverage/cover_reg_top/10.spi_device_csr_rw.2381332851 Jun 26 06:57:37 PM PDT 24 Jun 26 06:57:41 PM PDT 24 28937646 ps
T98 /workspace/coverage/cover_reg_top/1.spi_device_tl_errors.58385146 Jun 26 06:57:22 PM PDT 24 Jun 26 06:57:26 PM PDT 24 692574862 ps
T1003 /workspace/coverage/cover_reg_top/42.spi_device_intr_test.1985214713 Jun 26 06:58:06 PM PDT 24 Jun 26 06:58:09 PM PDT 24 64206614 ps
T147 /workspace/coverage/cover_reg_top/13.spi_device_csr_rw.3539165576 Jun 26 06:57:50 PM PDT 24 Jun 26 06:57:53 PM PDT 24 47004968 ps
T1004 /workspace/coverage/cover_reg_top/22.spi_device_intr_test.419800160 Jun 26 06:58:04 PM PDT 24 Jun 26 06:58:08 PM PDT 24 77055170 ps
T1005 /workspace/coverage/cover_reg_top/34.spi_device_intr_test.1445008192 Jun 26 06:58:03 PM PDT 24 Jun 26 06:58:06 PM PDT 24 42976726 ps
T73 /workspace/coverage/cover_reg_top/2.spi_device_csr_hw_reset.2250544059 Jun 26 06:57:22 PM PDT 24 Jun 26 06:57:25 PM PDT 24 181785562 ps
T149 /workspace/coverage/cover_reg_top/19.spi_device_tl_errors.580597749 Jun 26 06:58:04 PM PDT 24 Jun 26 06:58:12 PM PDT 24 2655456984 ps
T165 /workspace/coverage/cover_reg_top/0.spi_device_tl_intg_err.4125366126 Jun 26 06:57:19 PM PDT 24 Jun 26 06:57:28 PM PDT 24 124154255 ps
T1006 /workspace/coverage/cover_reg_top/6.spi_device_csr_rw.3428898949 Jun 26 06:57:37 PM PDT 24 Jun 26 06:57:41 PM PDT 24 59718610 ps
T1007 /workspace/coverage/cover_reg_top/16.spi_device_csr_mem_rw_with_rand_reset.525378052 Jun 26 06:57:53 PM PDT 24 Jun 26 06:57:57 PM PDT 24 23400565 ps
T1008 /workspace/coverage/cover_reg_top/14.spi_device_intr_test.1540781432 Jun 26 06:57:53 PM PDT 24 Jun 26 06:57:56 PM PDT 24 13601288 ps
T1009 /workspace/coverage/cover_reg_top/38.spi_device_intr_test.4107682991 Jun 26 06:58:03 PM PDT 24 Jun 26 06:58:06 PM PDT 24 122429061 ps
T1010 /workspace/coverage/cover_reg_top/28.spi_device_intr_test.1461298354 Jun 26 06:58:02 PM PDT 24 Jun 26 06:58:05 PM PDT 24 14752325 ps
T99 /workspace/coverage/cover_reg_top/7.spi_device_tl_errors.2363783515 Jun 26 06:57:39 PM PDT 24 Jun 26 06:57:46 PM PDT 24 150307878 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%