Unified Coverage Report :: Module :: prim_arbiter_ppc

Module : prim_arbiter_ppc

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
91.61	100.00	85.19			100.00	81.25

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_spi_tpm.u_arbiter.gen_arb_ppc.u_reqarb	85.69	100.00	77.78			90.00	75.00
tb.dut.u_upload.u_arbiter.gen_arb_ppc.u_reqarb	90.97	100.00	88.89			100.00	75.00
tb.dut.u_sys_sram_arbiter.gen_arb_ppc.u_reqarb	92.53	100.00	88.89			100.00	81.25

---

Module Instance : tb.dut.u_spi_tpm.u_arbiter.gen_arb_ppc.u_reqarb

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
85.69	100.00	77.78			90.00	75.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
85.69	100.00	77.78			90.00	75.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
91.67	100.00	83.33					u_arbiter

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_upload.u_arbiter.gen_arb_ppc.u_reqarb

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
90.97	100.00	88.89			100.00	75.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
90.97	100.00	88.89			100.00	75.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
66.67	100.00	33.33					u_arbiter

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_sys_sram_arbiter.gen_arb_ppc.u_reqarb

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
92.53	100.00	88.89			100.00	81.25

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
92.53	100.00	88.89			100.00	81.25

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
83.33	100.00	66.67					u_sys_sram_arbiter

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Module : prim_arbiter_ppc ( parameter N=3,DW=75,EnDataPort=1,IdxW=2 + N=5,DW=75,EnDataPort=1,IdxW=3 )
Line Coverage for Module self-instances :

SCORE	LINE
90.97	100.00

tb.dut.u_upload.u_arbiter.gen_arb_ppc.u_reqarb

SCORE	LINE
92.53	100.00

tb.dut.u_sys_sram_arbiter.gen_arb_ppc.u_reqarb

	Line No.	Total	Covered	Percent
TOTAL		22	22	100.00
CONT_ASSIGN	55	0	0
CONT_ASSIGN	75	1	1	100.00
CONT_ASSIGN	76	1	1	100.00
ALWAYS	82	3	3	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	90	1	1	100.00
CONT_ASSIGN	92	1	1	100.00
CONT_ASSIGN	94	1	1	100.00
ALWAYS	96	5	5	100.00
ALWAYS	109	4	4	100.00
ALWAYS	124	4	4	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
55		unreachable
75	1	1
76	1	1
82	1	1
83	1	1
84	1	1
89	1	1
90	1	1
92	1	1
94	1	1
96	1	1
97	1	1
98	1	1
100	1	1
101	1	1
103		unreachable
			MISSING_ELSE
109	1	1
110	1	1
111	1	1
112	1	1
			MISSING_ELSE
124	1	1
125	1	1
126	1	1
127	1	1
			MISSING_ELSE

---

Line Coverage for Module : prim_arbiter_ppc ( parameter N=2,DW=75,EnDataPort=1,IdxW=1 )
Line Coverage for Module self-instances :

SCORE	LINE
85.69	100.00

tb.dut.u_spi_tpm.u_arbiter.gen_arb_ppc.u_reqarb

	Line No.	Total	Covered	Percent
TOTAL		22	22	100.00
CONT_ASSIGN	55	0	0
CONT_ASSIGN	75	1	1	100.00
CONT_ASSIGN	76	1	1	100.00
ALWAYS	82	3	3	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	90	1	1	100.00
CONT_ASSIGN	92	1	1	100.00
CONT_ASSIGN	94	1	1	100.00
ALWAYS	96	5	5	100.00
ALWAYS	109	4	4	100.00
ALWAYS	124	4	4	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
55		unreachable
75	1	1
76	1	1
82	1	1
83	1	1
84	1	1
89	1	1
90	1	1
92	1	1
94	1	1
96	1	1
97	1	1
98	1	1
100	1	1
101	1	1
103		unreachable
			MISSING_ELSE
109	1	1
110	1	1
111	1	1
112	1	1
			MISSING_ELSE
124	1	1
125	1	1
126	1	1
127	1	1
			MISSING_ELSE

---

Cond Coverage for Module : prim_arbiter_ppc ( parameter N=2,DW=75,EnDataPort=1,IdxW=1 )
Cond Coverage for Module self-instances :

SCORE	COND
85.69	77.78

tb.dut.u_spi_tpm.u_arbiter.gen_arb_ppc.u_reqarb

	Total	Covered	Percent
Conditions	9	7	77.78
Logical	9	7	77.78
Non-Logical	0	0
Event	0	0

 LINE       76
 EXPRESSION (((|gen_normal_case.masked_req)) ? gen_normal_case.masked_req : req_i)
             ---------------1---------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Not Covered

 LINE       84
 EXPRESSION (gen_normal_case.ppc_out[(i - 1)] | gen_normal_case.arb_req[i])
             ----------------1---------------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T8,T9
1	0	Covered	T1,T8,T9

 LINE       90
 EXPRESSION (ready_i ? gen_normal_case.winner : '0)
             ---1---

-1-	Status	Tests
0	Unreachable
1	Covered	T1,T2,T3

 LINE       98
 EXPRESSION (valid_o && ready_i)
             ---1---    ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T5,T6
1	0	Unreachable
1	1	Covered	T1,T8,T9

 LINE       101
 EXPRESSION (valid_o && ((!ready_i)))
             ---1---    ------2-----

-1-	-2-	Status	Tests
0	1	Unreachable
1	0	Not Covered
1	1	Unreachable

---

Cond Coverage for Module : prim_arbiter_ppc ( parameter N=3,DW=75,EnDataPort=1,IdxW=2 )
Cond Coverage for Module self-instances :

SCORE	COND
90.97	88.89

tb.dut.u_upload.u_arbiter.gen_arb_ppc.u_reqarb

	Total	Covered	Percent
Conditions	9	8	88.89
Logical	9	8	88.89
Non-Logical	0	0
Event	0	0

 LINE       76
 EXPRESSION (((|gen_normal_case.masked_req)) ? gen_normal_case.masked_req : req_i)
             ---------------1---------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T4,T8

 LINE       84
 EXPRESSION (gen_normal_case.ppc_out[(i - 1)] | gen_normal_case.arb_req[i])
             ----------------1---------------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T4,T8
1	0	Covered	T1,T4,T8

 LINE       90
 EXPRESSION (ready_i ? gen_normal_case.winner : '0)
             ---1---

-1-	Status	Tests
0	Unreachable
1	Covered	T1,T2,T3

 LINE       98
 EXPRESSION (valid_o && ready_i)
             ---1---    ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Unreachable
1	1	Covered	T1,T4,T8

 LINE       101
 EXPRESSION (valid_o && ((!ready_i)))
             ---1---    ------2-----

-1-	-2-	Status	Tests
0	1	Unreachable
1	0	Not Covered
1	1	Unreachable

---

Cond Coverage for Module : prim_arbiter_ppc ( parameter N=5,DW=75,EnDataPort=1,IdxW=3 )
Cond Coverage for Module self-instances :

SCORE	COND
92.53	88.89

tb.dut.u_sys_sram_arbiter.gen_arb_ppc.u_reqarb

	Total	Covered	Percent
Conditions	9	8	88.89
Logical	9	8	88.89
Non-Logical	0	0
Event	0	0

 LINE       76
 EXPRESSION (((|gen_normal_case.masked_req)) ? gen_normal_case.masked_req : req_i)
             ---------------1---------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T4,T8

 LINE       84
 EXPRESSION (gen_normal_case.ppc_out[(i - 1)] | gen_normal_case.arb_req[i])
             ----------------1---------------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T4,T8
1	0	Covered	T1,T2,T3

 LINE       90
 EXPRESSION (ready_i ? gen_normal_case.winner : '0)
             ---1---

-1-	Status	Tests
0	Unreachable
1	Covered	T1,T2,T3

 LINE       98
 EXPRESSION (valid_o && ready_i)
             ---1---    ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Unreachable
1	1	Covered	T1,T2,T3

 LINE       101
 EXPRESSION (valid_o && ((!ready_i)))
             ---1---    ------2-----

-1-	-2-	Status	Tests
0	1	Unreachable
1	0	Not Covered
1	1	Unreachable

---

Branch Coverage for Module : prim_arbiter_ppc

	Line No.	Total	Covered	Percent
Branches		10	10	100.00
TERNARY	76	2	2	100.00
TERNARY	90	1	1	100.00
IF	96	3	3	100.00
IF	126	2	2	100.00
IF	111	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	76	((|gen_normal_case.masked_req)) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T4,T8
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	90	(ready_i) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Unreachable

	LineNo.	Expression
-1-:	96	if ((!rst_ni))
-2-:	98	if ((valid_o && ready_i))
-3-:	101	if ((valid_o && (!ready_i)))

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T2,T3
0	0	1	Unreachable
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	126	if (gen_normal_case.winner[i])

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	111	if (gen_normal_case.winner[i])

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

---

Assert Coverage for Module : prim_arbiter_ppc

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	16	16	100.00	13	81.25
Cover properties	0	0		0
Cover sequences	0	0		0
Total	16	16	100.00	13	81.25

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	767521566	611439053	0	0
CheckNGreaterZero_A	2928	2928	0	0
GntImpliesReady_A	767521566	3856005	0	0
GntImpliesValid_A	767521566	3856005	0	0
GrantKnown_A	767521566	611439053	0	0
IdxKnown_A	767521566	611439053	0	0
IndexIsCorrect_A	767521566	3856005	0	0
LockArbDecision_A	767521566	0	0	0
NoReadyValidNoGrant_A	767521566	0	0	0
ReadyAndValidImplyGrant_A	767521566	3856005	0	0
ReqAndReadyImplyGrant_A	767521566	3856005	0	0
ReqImpliesValid_A	767521566	3856005	0	0
ReqStaysHighUntilGranted0_M	767521566	0	0	0
RoundRobin_A	767521566	9	0	976
ValidKnown_A	767521566	611439053	0	0
gen_data_port_assertion.DataFlow_A	767521566	3856005	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	767521566	611439053	0	0
T1	2245388	1230481	0	0
T2	3319	3246	0	0
T3	435059	279290	0	0
T4	845387	476599	0	0
T5	200760	128545	0	0
T6	11298	10265	0	0
T7	22392	20214	0	0
T8	1356429	852420	0	0
T9	10128	6605	0	0
T10	487090	406774	0	0
T11	18248	9124	0	0
T12	0	84408	0	0
T13	0	116060	0	0
T15	0	722273	0	0
T16	0	50344	0	0
T23	0	1008	0	0
T24	0	141552	0	0
T25	0	25368	0	0
T26	0	43720	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	2928	2928	0	0
T1	3	3	0	0
T2	3	3	0	0
T3	3	3	0	0
T4	3	3	0	0
T5	3	3	0	0
T6	3	3	0	0
T7	3	3	0	0
T8	3	3	0	0
T9	3	3	0	0
T10	3	3	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	767521566	3856005	0	0
T1	2245388	31980	0	0
T2	3319	832	0	0
T3	435059	832	0	0
T4	845387	8599	0	0
T5	200760	0	0	0
T6	11298	0	0	0
T7	22392	832	0	0
T8	1356429	14989	0	0
T9	10128	235	0	0
T10	487090	4638	0	0
T11	18248	832	0	0
T12	0	832	0	0
T13	0	518	0	0
T15	0	5896	0	0
T24	0	4622	0	0
T25	0	953	0	0
T34	0	6037	0	0
T35	0	6612	0	0
T39	0	4794	0	0
T45	0	5200	0	0
T46	0	117	0	0
T47	0	150	0	0
T48	0	2445	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	767521566	3856005	0	0
T1	2245388	31980	0	0
T2	3319	832	0	0
T3	435059	832	0	0
T4	845387	8599	0	0
T5	200760	0	0	0
T6	11298	0	0	0
T7	22392	832	0	0
T8	1356429	14989	0	0
T9	10128	235	0	0
T10	487090	4638	0	0
T11	18248	832	0	0
T12	0	832	0	0
T13	0	518	0	0
T15	0	5896	0	0
T24	0	4622	0	0
T25	0	953	0	0
T34	0	6037	0	0
T35	0	6612	0	0
T39	0	4794	0	0
T45	0	5200	0	0
T46	0	117	0	0
T47	0	150	0	0
T48	0	2445	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	767521566	611439053	0	0
T1	2245388	1230481	0	0
T2	3319	3246	0	0
T3	435059	279290	0	0
T4	845387	476599	0	0
T5	200760	128545	0	0
T6	11298	10265	0	0
T7	22392	20214	0	0
T8	1356429	852420	0	0
T9	10128	6605	0	0
T10	487090	406774	0	0
T11	18248	9124	0	0
T12	0	84408	0	0
T13	0	116060	0	0
T15	0	722273	0	0
T16	0	50344	0	0
T23	0	1008	0	0
T24	0	141552	0	0
T25	0	25368	0	0
T26	0	43720	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	767521566	611439053	0	0
T1	2245388	1230481	0	0
T2	3319	3246	0	0
T3	435059	279290	0	0
T4	845387	476599	0	0
T5	200760	128545	0	0
T6	11298	10265	0	0
T7	22392	20214	0	0
T8	1356429	852420	0	0
T9	10128	6605	0	0
T10	487090	406774	0	0
T11	18248	9124	0	0
T12	0	84408	0	0
T13	0	116060	0	0
T15	0	722273	0	0
T16	0	50344	0	0
T23	0	1008	0	0
T24	0	141552	0	0
T25	0	25368	0	0
T26	0	43720	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	767521566	3856005	0	0
T1	2245388	31980	0	0
T2	3319	832	0	0
T3	435059	832	0	0
T4	845387	8599	0	0
T5	200760	0	0	0
T6	11298	0	0	0
T7	22392	832	0	0
T8	1356429	14989	0	0
T9	10128	235	0	0
T10	487090	4638	0	0
T11	18248	832	0	0
T12	0	832	0	0
T13	0	518	0	0
T15	0	5896	0	0
T24	0	4622	0	0
T25	0	953	0	0
T34	0	6037	0	0
T35	0	6612	0	0
T39	0	4794	0	0
T45	0	5200	0	0
T46	0	117	0	0
T47	0	150	0	0
T48	0	2445	0	0

LockArbDecision_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	767521566	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	767521566	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	767521566	3856005	0	0
T1	2245388	31980	0	0
T2	3319	832	0	0
T3	435059	832	0	0
T4	845387	8599	0	0
T5	200760	0	0	0
T6	11298	0	0	0
T7	22392	832	0	0
T8	1356429	14989	0	0
T9	10128	235	0	0
T10	487090	4638	0	0
T11	18248	832	0	0
T12	0	832	0	0
T13	0	518	0	0
T15	0	5896	0	0
T24	0	4622	0	0
T25	0	953	0	0
T34	0	6037	0	0
T35	0	6612	0	0
T39	0	4794	0	0
T45	0	5200	0	0
T46	0	117	0	0
T47	0	150	0	0
T48	0	2445	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	767521566	3856005	0	0
T1	2245388	31980	0	0
T2	3319	832	0	0
T3	435059	832	0	0
T4	845387	8599	0	0
T5	200760	0	0	0
T6	11298	0	0	0
T7	22392	832	0	0
T8	1356429	14989	0	0
T9	10128	235	0	0
T10	487090	4638	0	0
T11	18248	832	0	0
T12	0	832	0	0
T13	0	518	0	0
T15	0	5896	0	0
T24	0	4622	0	0
T25	0	953	0	0
T34	0	6037	0	0
T35	0	6612	0	0
T39	0	4794	0	0
T45	0	5200	0	0
T46	0	117	0	0
T47	0	150	0	0
T48	0	2445	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	767521566	3856005	0	0
T1	2245388	31980	0	0
T2	3319	832	0	0
T3	435059	832	0	0
T4	845387	8599	0	0
T5	200760	0	0	0
T6	11298	0	0	0
T7	22392	832	0	0
T8	1356429	14989	0	0
T9	10128	235	0	0
T10	487090	4638	0	0
T11	18248	832	0	0
T12	0	832	0	0
T13	0	518	0	0
T15	0	5896	0	0
T24	0	4622	0	0
T25	0	953	0	0
T34	0	6037	0	0
T35	0	6612	0	0
T39	0	4794	0	0
T45	0	5200	0	0
T46	0	117	0	0
T47	0	150	0	0
T48	0	2445	0	0

ReqStaysHighUntilGranted0_M

Name	Attempts	Real Successes	Failures	Incomplete
Total	767521566	0	0	0

RoundRobin_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	767521566	9	0	976
T1	251416	1	0	1
T2	3319	0	0	1
T3	124381	0	0	1
T4	113057	0	0	1
T5	64540	0	0	1
T6	9426	0	0	1
T7	18136	0	0	1
T8	354421	0	0	1
T9	3444	0	0	1
T10	333892	0	0	1
T49	0	1	0	0
T50	0	1	0	0
T51	0	1	0	0
T52	0	1	0	0
T53	0	1	0	0
T54	0	1	0	0
T55	0	1	0	0
T56	0	1	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	767521566	611439053	0	0
T1	2245388	1230481	0	0
T2	3319	3246	0	0
T3	435059	279290	0	0
T4	845387	476599	0	0
T5	200760	128545	0	0
T6	11298	10265	0	0
T7	22392	20214	0	0
T8	1356429	852420	0	0
T9	10128	6605	0	0
T10	487090	406774	0	0
T11	18248	9124	0	0
T12	0	84408	0	0
T13	0	116060	0	0
T15	0	722273	0	0
T16	0	50344	0	0
T23	0	1008	0	0
T24	0	141552	0	0
T25	0	25368	0	0
T26	0	43720	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	767521566	3856005	0	0
T1	2245388	31980	0	0
T2	3319	832	0	0
T3	435059	832	0	0
T4	845387	8599	0	0
T5	200760	0	0	0
T6	11298	0	0	0
T7	22392	832	0	0
T8	1356429	14989	0	0
T9	10128	235	0	0
T10	487090	4638	0	0
T11	18248	832	0	0
T12	0	832	0	0
T13	0	518	0	0
T15	0	5896	0	0
T24	0	4622	0	0
T25	0	953	0	0
T34	0	6037	0	0
T35	0	6612	0	0
T39	0	4794	0	0
T45	0	5200	0	0
T46	0	117	0	0
T47	0	150	0	0
T48	0	2445	0	0

Line Coverage for Instance : tb.dut.u_spi_tpm.u_arbiter.gen_arb_ppc.u_reqarb

	Line No.	Total	Covered	Percent
TOTAL		22	22	100.00
CONT_ASSIGN	55	0	0
CONT_ASSIGN	75	1	1	100.00
CONT_ASSIGN	76	1	1	100.00
ALWAYS	82	3	3	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	90	1	1	100.00
CONT_ASSIGN	92	1	1	100.00
CONT_ASSIGN	94	1	1	100.00
ALWAYS	96	5	5	100.00
ALWAYS	109	4	4	100.00
ALWAYS	124	4	4	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
55		unreachable
75	1	1
76	1	1
82	1	1
83	1	1
84	1	1
89	1	1
90	1	1
92	1	1
94	1	1
96	1	1
97	1	1
98	1	1
100	1	1
101	1	1
103		unreachable
			MISSING_ELSE
109	1	1
110	1	1
111	1	1
112	1	1
			MISSING_ELSE
124	1	1
125	1	1
126	1	1
127	1	1
			MISSING_ELSE

---

Cond Coverage for Instance : tb.dut.u_spi_tpm.u_arbiter.gen_arb_ppc.u_reqarb

	Total	Covered	Percent
Conditions	9	7	77.78
Logical	9	7	77.78
Non-Logical	0	0
Event	0	0

 LINE       76
 EXPRESSION (((|gen_normal_case.masked_req)) ? gen_normal_case.masked_req : req_i)
             ---------------1---------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Not Covered

 LINE       84
 EXPRESSION (gen_normal_case.ppc_out[(i - 1)] | gen_normal_case.arb_req[i])
             ----------------1---------------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T8,T9
1	0	Covered	T1,T8,T9

 LINE       90
 EXPRESSION (ready_i ? gen_normal_case.winner : '0)
             ---1---

-1-	Status	Tests
0	Unreachable
1	Covered	T1,T2,T3

 LINE       98
 EXPRESSION (valid_o && ready_i)
             ---1---    ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T5,T6
1	0	Unreachable
1	1	Covered	T1,T8,T9

 LINE       101
 EXPRESSION (valid_o && ((!ready_i)))
             ---1---    ------2-----

-1-	-2-	Status	Tests
0	1	Unreachable
1	0	Not Covered
1	1	Unreachable

---

Branch Coverage for Instance : tb.dut.u_spi_tpm.u_arbiter.gen_arb_ppc.u_reqarb

	Line No.	Total	Covered	Percent
Branches		10	9	90.00
TERNARY	76	2	1	50.00
TERNARY	90	1	1	100.00
IF	96	3	3	100.00
IF	126	2	2	100.00
IF	111	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	76	((|gen_normal_case.masked_req)) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	90	(ready_i) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Unreachable

	LineNo.	Expression
-1-:	96	if ((!rst_ni))
-2-:	98	if ((valid_o && ready_i))
-3-:	101	if ((valid_o && (!ready_i)))

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T8,T9
0	0	1	Unreachable
0	0	0	Covered	T1,T5,T6

	LineNo.	Expression
-1-:	126	if (gen_normal_case.winner[i])

Branches:

-1-	Status	Tests
1	Covered	T1,T8,T9
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	111	if (gen_normal_case.winner[i])

Branches:

-1-	Status	Tests
1	Covered	T1,T8,T9
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.u_spi_tpm.u_arbiter.gen_arb_ppc.u_reqarb

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	16	16	100.00	12	75.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	16	16	100.00	12	75.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	154634237	26851103	0	0
CheckNGreaterZero_A	976	976	0	0
GntImpliesReady_A	154634237	593219	0	0
GntImpliesValid_A	154634237	593219	0	0
GrantKnown_A	154634237	26851103	0	0
IdxKnown_A	154634237	26851103	0	0
IndexIsCorrect_A	154634237	593219	0	0
LockArbDecision_A	154634237	0	0	0
NoReadyValidNoGrant_A	154634237	0	0	0
ReadyAndValidImplyGrant_A	154634237	593219	0	0
ReqAndReadyImplyGrant_A	154634237	593219	0	0
ReqImpliesValid_A	154634237	593219	0	0
ReqStaysHighUntilGranted0_M	154634237	0	0	0
RoundRobin_A	154634237	0	0	0
ValidKnown_A	154634237	26851103	0	0
gen_data_port_assertion.DataFlow_A	154634237	593219	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	26851103	0	0
T1	996986	260944	0	0
T3	155339	0	0	0
T4	366165	0	0	0
T5	68110	64104	0	0
T6	936	936	0	0
T7	2128	0	0	0
T8	501004	22008	0	0
T9	3342	3232	0	0
T10	76599	72960	0	0
T11	9124	0	0	0
T23	0	1008	0	0
T24	0	141552	0	0
T25	0	25368	0	0
T26	0	43720	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	976	976	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	593219	0	0
T1	996986	6451	0	0
T3	155339	0	0	0
T4	366165	0	0	0
T5	68110	0	0	0
T6	936	0	0	0
T7	2128	0	0	0
T8	501004	761	0	0
T9	3342	169	0	0
T10	76599	3215	0	0
T11	9124	0	0	0
T24	0	4622	0	0
T25	0	953	0	0
T45	0	5200	0	0
T46	0	117	0	0
T47	0	150	0	0
T48	0	2445	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	593219	0	0
T1	996986	6451	0	0
T3	155339	0	0	0
T4	366165	0	0	0
T5	68110	0	0	0
T6	936	0	0	0
T7	2128	0	0	0
T8	501004	761	0	0
T9	3342	169	0	0
T10	76599	3215	0	0
T11	9124	0	0	0
T24	0	4622	0	0
T25	0	953	0	0
T45	0	5200	0	0
T46	0	117	0	0
T47	0	150	0	0
T48	0	2445	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	26851103	0	0
T1	996986	260944	0	0
T3	155339	0	0	0
T4	366165	0	0	0
T5	68110	64104	0	0
T6	936	936	0	0
T7	2128	0	0	0
T8	501004	22008	0	0
T9	3342	3232	0	0
T10	76599	72960	0	0
T11	9124	0	0	0
T23	0	1008	0	0
T24	0	141552	0	0
T25	0	25368	0	0
T26	0	43720	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	26851103	0	0
T1	996986	260944	0	0
T3	155339	0	0	0
T4	366165	0	0	0
T5	68110	64104	0	0
T6	936	936	0	0
T7	2128	0	0	0
T8	501004	22008	0	0
T9	3342	3232	0	0
T10	76599	72960	0	0
T11	9124	0	0	0
T23	0	1008	0	0
T24	0	141552	0	0
T25	0	25368	0	0
T26	0	43720	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	593219	0	0
T1	996986	6451	0	0
T3	155339	0	0	0
T4	366165	0	0	0
T5	68110	0	0	0
T6	936	0	0	0
T7	2128	0	0	0
T8	501004	761	0	0
T9	3342	169	0	0
T10	76599	3215	0	0
T11	9124	0	0	0
T24	0	4622	0	0
T25	0	953	0	0
T45	0	5200	0	0
T46	0	117	0	0
T47	0	150	0	0
T48	0	2445	0	0

LockArbDecision_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	593219	0	0
T1	996986	6451	0	0
T3	155339	0	0	0
T4	366165	0	0	0
T5	68110	0	0	0
T6	936	0	0	0
T7	2128	0	0	0
T8	501004	761	0	0
T9	3342	169	0	0
T10	76599	3215	0	0
T11	9124	0	0	0
T24	0	4622	0	0
T25	0	953	0	0
T45	0	5200	0	0
T46	0	117	0	0
T47	0	150	0	0
T48	0	2445	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	593219	0	0
T1	996986	6451	0	0
T3	155339	0	0	0
T4	366165	0	0	0
T5	68110	0	0	0
T6	936	0	0	0
T7	2128	0	0	0
T8	501004	761	0	0
T9	3342	169	0	0
T10	76599	3215	0	0
T11	9124	0	0	0
T24	0	4622	0	0
T25	0	953	0	0
T45	0	5200	0	0
T46	0	117	0	0
T47	0	150	0	0
T48	0	2445	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	593219	0	0
T1	996986	6451	0	0
T3	155339	0	0	0
T4	366165	0	0	0
T5	68110	0	0	0
T6	936	0	0	0
T7	2128	0	0	0
T8	501004	761	0	0
T9	3342	169	0	0
T10	76599	3215	0	0
T11	9124	0	0	0
T24	0	4622	0	0
T25	0	953	0	0
T45	0	5200	0	0
T46	0	117	0	0
T47	0	150	0	0
T48	0	2445	0	0

ReqStaysHighUntilGranted0_M

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	0	0	0

RoundRobin_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	26851103	0	0
T1	996986	260944	0	0
T3	155339	0	0	0
T4	366165	0	0	0
T5	68110	64104	0	0
T6	936	936	0	0
T7	2128	0	0	0
T8	501004	22008	0	0
T9	3342	3232	0	0
T10	76599	72960	0	0
T11	9124	0	0	0
T23	0	1008	0	0
T24	0	141552	0	0
T25	0	25368	0	0
T26	0	43720	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	593219	0	0
T1	996986	6451	0	0
T3	155339	0	0	0
T4	366165	0	0	0
T5	68110	0	0	0
T6	936	0	0	0
T7	2128	0	0	0
T8	501004	761	0	0
T9	3342	169	0	0
T10	76599	3215	0	0
T11	9124	0	0	0
T24	0	4622	0	0
T25	0	953	0	0
T45	0	5200	0	0
T46	0	117	0	0
T47	0	150	0	0
T48	0	2445	0	0

Line Coverage for Instance : tb.dut.u_upload.u_arbiter.gen_arb_ppc.u_reqarb

	Line No.	Total	Covered	Percent
TOTAL		22	22	100.00
CONT_ASSIGN	55	0	0
CONT_ASSIGN	75	1	1	100.00
CONT_ASSIGN	76	1	1	100.00
ALWAYS	82	3	3	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	90	1	1	100.00
CONT_ASSIGN	92	1	1	100.00
CONT_ASSIGN	94	1	1	100.00
ALWAYS	96	5	5	100.00
ALWAYS	109	4	4	100.00
ALWAYS	124	4	4	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
55		unreachable
75	1	1
76	1	1
82	1	1
83	1	1
84	1	1
89	1	1
90	1	1
92	1	1
94	1	1
96	1	1
97	1	1
98	1	1
100	1	1
101	1	1
103		unreachable
			MISSING_ELSE
109	1	1
110	1	1
111	1	1
112	1	1
			MISSING_ELSE
124	1	1
125	1	1
126	1	1
127	1	1
			MISSING_ELSE

---

Cond Coverage for Instance : tb.dut.u_upload.u_arbiter.gen_arb_ppc.u_reqarb

	Total	Covered	Percent
Conditions	9	8	88.89
Logical	9	8	88.89
Non-Logical	0	0
Event	0	0

 LINE       76
 EXPRESSION (((|gen_normal_case.masked_req)) ? gen_normal_case.masked_req : req_i)
             ---------------1---------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T4,T8

 LINE       84
 EXPRESSION (gen_normal_case.ppc_out[(i - 1)] | gen_normal_case.arb_req[i])
             ----------------1---------------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T4,T8
1	0	Covered	T1,T4,T8

 LINE       90
 EXPRESSION (ready_i ? gen_normal_case.winner : '0)
             ---1---

-1-	Status	Tests
0	Unreachable
1	Covered	T1,T2,T3

 LINE       98
 EXPRESSION (valid_o && ready_i)
             ---1---    ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T3,T4
1	0	Unreachable
1	1	Covered	T1,T4,T8

 LINE       101
 EXPRESSION (valid_o && ((!ready_i)))
             ---1---    ------2-----

-1-	-2-	Status	Tests
0	1	Unreachable
1	0	Not Covered
1	1	Unreachable

---

Branch Coverage for Instance : tb.dut.u_upload.u_arbiter.gen_arb_ppc.u_reqarb

	Line No.	Total	Covered	Percent
Branches		10	10	100.00
TERNARY	76	2	2	100.00
TERNARY	90	1	1	100.00
IF	96	3	3	100.00
IF	126	2	2	100.00
IF	111	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	76	((|gen_normal_case.masked_req)) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T4,T8
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	90	(ready_i) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Unreachable

	LineNo.	Expression
-1-:	96	if ((!rst_ni))
-2-:	98	if ((valid_o && ready_i))
-3-:	101	if ((valid_o && (!ready_i)))

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T4,T8
0	0	1	Unreachable
0	0	0	Covered	T1,T3,T4

	LineNo.	Expression
-1-:	126	if (gen_normal_case.winner[i])

Branches:

-1-	Status	Tests
1	Covered	T1,T4,T8
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	111	if (gen_normal_case.winner[i])

Branches:

-1-	Status	Tests
1	Covered	T1,T4,T8
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.u_upload.u_arbiter.gen_arb_ppc.u_reqarb

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	16	16	100.00	12	75.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	16	16	100.00	12	75.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	154634237	126421322	0	0
CheckNGreaterZero_A	976	976	0	0
GntImpliesReady_A	154634237	869579	0	0
GntImpliesValid_A	154634237	869579	0	0
GrantKnown_A	154634237	126421322	0	0
IdxKnown_A	154634237	126421322	0	0
IndexIsCorrect_A	154634237	869579	0	0
LockArbDecision_A	154634237	0	0	0
NoReadyValidNoGrant_A	154634237	0	0	0
ReadyAndValidImplyGrant_A	154634237	869579	0	0
ReqAndReadyImplyGrant_A	154634237	869579	0	0
ReqImpliesValid_A	154634237	869579	0	0
ReqStaysHighUntilGranted0_M	154634237	0	0	0
RoundRobin_A	154634237	0	0	0
ValidKnown_A	154634237	126421322	0	0
gen_data_port_assertion.DataFlow_A	154634237	869579	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	126421322	0	0
T1	996986	718154	0	0
T3	155339	154914	0	0
T4	366165	363551	0	0
T5	68110	0	0	0
T6	936	0	0	0
T7	2128	2128	0	0
T8	501004	475997	0	0
T9	3342	0	0	0
T10	76599	0	0	0
T11	9124	9124	0	0
T12	0	84408	0	0
T13	0	116060	0	0
T15	0	722273	0	0
T16	0	50344	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	976	976	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	869579	0	0
T1	996986	4421	0	0
T3	155339	0	0	0
T4	366165	2410	0	0
T5	68110	0	0	0
T6	936	0	0	0
T7	2128	0	0	0
T8	501004	8344	0	0
T9	3342	0	0	0
T10	76599	0	0	0
T11	9124	0	0	0
T13	0	518	0	0
T15	0	5896	0	0
T34	0	6037	0	0
T35	0	6612	0	0
T36	0	6984	0	0
T39	0	4794	0	0
T57	0	1050	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	869579	0	0
T1	996986	4421	0	0
T3	155339	0	0	0
T4	366165	2410	0	0
T5	68110	0	0	0
T6	936	0	0	0
T7	2128	0	0	0
T8	501004	8344	0	0
T9	3342	0	0	0
T10	76599	0	0	0
T11	9124	0	0	0
T13	0	518	0	0
T15	0	5896	0	0
T34	0	6037	0	0
T35	0	6612	0	0
T36	0	6984	0	0
T39	0	4794	0	0
T57	0	1050	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	126421322	0	0
T1	996986	718154	0	0
T3	155339	154914	0	0
T4	366165	363551	0	0
T5	68110	0	0	0
T6	936	0	0	0
T7	2128	2128	0	0
T8	501004	475997	0	0
T9	3342	0	0	0
T10	76599	0	0	0
T11	9124	9124	0	0
T12	0	84408	0	0
T13	0	116060	0	0
T15	0	722273	0	0
T16	0	50344	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	126421322	0	0
T1	996986	718154	0	0
T3	155339	154914	0	0
T4	366165	363551	0	0
T5	68110	0	0	0
T6	936	0	0	0
T7	2128	2128	0	0
T8	501004	475997	0	0
T9	3342	0	0	0
T10	76599	0	0	0
T11	9124	9124	0	0
T12	0	84408	0	0
T13	0	116060	0	0
T15	0	722273	0	0
T16	0	50344	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	869579	0	0
T1	996986	4421	0	0
T3	155339	0	0	0
T4	366165	2410	0	0
T5	68110	0	0	0
T6	936	0	0	0
T7	2128	0	0	0
T8	501004	8344	0	0
T9	3342	0	0	0
T10	76599	0	0	0
T11	9124	0	0	0
T13	0	518	0	0
T15	0	5896	0	0
T34	0	6037	0	0
T35	0	6612	0	0
T36	0	6984	0	0
T39	0	4794	0	0
T57	0	1050	0	0

LockArbDecision_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	869579	0	0
T1	996986	4421	0	0
T3	155339	0	0	0
T4	366165	2410	0	0
T5	68110	0	0	0
T6	936	0	0	0
T7	2128	0	0	0
T8	501004	8344	0	0
T9	3342	0	0	0
T10	76599	0	0	0
T11	9124	0	0	0
T13	0	518	0	0
T15	0	5896	0	0
T34	0	6037	0	0
T35	0	6612	0	0
T36	0	6984	0	0
T39	0	4794	0	0
T57	0	1050	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	869579	0	0
T1	996986	4421	0	0
T3	155339	0	0	0
T4	366165	2410	0	0
T5	68110	0	0	0
T6	936	0	0	0
T7	2128	0	0	0
T8	501004	8344	0	0
T9	3342	0	0	0
T10	76599	0	0	0
T11	9124	0	0	0
T13	0	518	0	0
T15	0	5896	0	0
T34	0	6037	0	0
T35	0	6612	0	0
T36	0	6984	0	0
T39	0	4794	0	0
T57	0	1050	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	869579	0	0
T1	996986	4421	0	0
T3	155339	0	0	0
T4	366165	2410	0	0
T5	68110	0	0	0
T6	936	0	0	0
T7	2128	0	0	0
T8	501004	8344	0	0
T9	3342	0	0	0
T10	76599	0	0	0
T11	9124	0	0	0
T13	0	518	0	0
T15	0	5896	0	0
T34	0	6037	0	0
T35	0	6612	0	0
T36	0	6984	0	0
T39	0	4794	0	0
T57	0	1050	0	0

ReqStaysHighUntilGranted0_M

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	0	0	0

RoundRobin_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	126421322	0	0
T1	996986	718154	0	0
T3	155339	154914	0	0
T4	366165	363551	0	0
T5	68110	0	0	0
T6	936	0	0	0
T7	2128	2128	0	0
T8	501004	475997	0	0
T9	3342	0	0	0
T10	76599	0	0	0
T11	9124	9124	0	0
T12	0	84408	0	0
T13	0	116060	0	0
T15	0	722273	0	0
T16	0	50344	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	154634237	869579	0	0
T1	996986	4421	0	0
T3	155339	0	0	0
T4	366165	2410	0	0
T5	68110	0	0	0
T6	936	0	0	0
T7	2128	0	0	0
T8	501004	8344	0	0
T9	3342	0	0	0
T10	76599	0	0	0
T11	9124	0	0	0
T13	0	518	0	0
T15	0	5896	0	0
T34	0	6037	0	0
T35	0	6612	0	0
T36	0	6984	0	0
T39	0	4794	0	0
T57	0	1050	0	0

Line Coverage for Instance : tb.dut.u_sys_sram_arbiter.gen_arb_ppc.u_reqarb

	Line No.	Total	Covered	Percent
TOTAL		22	22	100.00
CONT_ASSIGN	55	0	0
CONT_ASSIGN	75	1	1	100.00
CONT_ASSIGN	76	1	1	100.00
ALWAYS	82	3	3	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	90	1	1	100.00
CONT_ASSIGN	92	1	1	100.00
CONT_ASSIGN	94	1	1	100.00
ALWAYS	96	5	5	100.00
ALWAYS	109	4	4	100.00
ALWAYS	124	4	4	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
55		unreachable
75	1	1
76	1	1
82	1	1
83	1	1
84	1	1
89	1	1
90	1	1
92	1	1
94	1	1
96	1	1
97	1	1
98	1	1
100	1	1
101	1	1
103		unreachable
			MISSING_ELSE
109	1	1
110	1	1
111	1	1
112	1	1
			MISSING_ELSE
124	1	1
125	1	1
126	1	1
127	1	1
			MISSING_ELSE

---

Cond Coverage for Instance : tb.dut.u_sys_sram_arbiter.gen_arb_ppc.u_reqarb

	Total	Covered	Percent
Conditions	9	8	88.89
Logical	9	8	88.89
Non-Logical	0	0
Event	0	0

 LINE       76
 EXPRESSION (((|gen_normal_case.masked_req)) ? gen_normal_case.masked_req : req_i)
             ---------------1---------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T4,T8

 LINE       84
 EXPRESSION (gen_normal_case.ppc_out[(i - 1)] | gen_normal_case.arb_req[i])
             ----------------1---------------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T4,T8
1	0	Covered	T1,T2,T3

 LINE       90
 EXPRESSION (ready_i ? gen_normal_case.winner : '0)
             ---1---

-1-	Status	Tests
0	Unreachable
1	Covered	T1,T2,T3

 LINE       98
 EXPRESSION (valid_o && ready_i)
             ---1---    ---2---

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Unreachable
1	1	Covered	T1,T2,T3

 LINE       101
 EXPRESSION (valid_o && ((!ready_i)))
             ---1---    ------2-----

-1-	-2-	Status	Tests
0	1	Unreachable
1	0	Not Covered
1	1	Unreachable

---

Branch Coverage for Instance : tb.dut.u_sys_sram_arbiter.gen_arb_ppc.u_reqarb

	Line No.	Total	Covered	Percent
Branches		10	10	100.00
TERNARY	76	2	2	100.00
TERNARY	90	1	1	100.00
IF	96	3	3	100.00
IF	126	2	2	100.00
IF	111	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	76	((|gen_normal_case.masked_req)) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T4,T8
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	90	(ready_i) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Unreachable

	LineNo.	Expression
-1-:	96	if ((!rst_ni))
-2-:	98	if ((valid_o && ready_i))
-3-:	101	if ((valid_o && (!ready_i)))

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T2,T3
0	0	1	Unreachable
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	126	if (gen_normal_case.winner[i])

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	111	if (gen_normal_case.winner[i])

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.u_sys_sram_arbiter.gen_arb_ppc.u_reqarb

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	16	16	100.00	13	81.25
Cover properties	0	0		0
Cover sequences	0	0		0
Total	16	16	100.00	13	81.25

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	458253092	458166628	0	0
CheckNGreaterZero_A	976	976	0	0
GntImpliesReady_A	458253092	2393207	0	0
GntImpliesValid_A	458253092	2393207	0	0
GrantKnown_A	458253092	458166628	0	0
IdxKnown_A	458253092	458166628	0	0
IndexIsCorrect_A	458253092	2393207	0	0
LockArbDecision_A	458253092	0	0	0
NoReadyValidNoGrant_A	458253092	0	0	0
ReadyAndValidImplyGrant_A	458253092	2393207	0	0
ReqAndReadyImplyGrant_A	458253092	2393207	0	0
ReqImpliesValid_A	458253092	2393207	0	0
ReqStaysHighUntilGranted0_M	458253092	0	0	0
RoundRobin_A	458253092	9	0	976
ValidKnown_A	458253092	458166628	0	0
gen_data_port_assertion.DataFlow_A	458253092	2393207	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	458253092	458166628	0	0
T1	251416	251383	0	0
T2	3319	3246	0	0
T3	124381	124376	0	0
T4	113057	113048	0	0
T5	64540	64441	0	0
T6	9426	9329	0	0
T7	18136	18086	0	0
T8	354421	354415	0	0
T9	3444	3373	0	0
T10	333892	333814	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	976	976	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	458253092	2393207	0	0
T1	251416	21108	0	0
T2	3319	832	0	0
T3	124381	832	0	0
T4	113057	6189	0	0
T5	64540	0	0	0
T6	9426	0	0	0
T7	18136	832	0	0
T8	354421	5884	0	0
T9	3444	66	0	0
T10	333892	1423	0	0
T11	0	832	0	0
T12	0	832	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	458253092	2393207	0	0
T1	251416	21108	0	0
T2	3319	832	0	0
T3	124381	832	0	0
T4	113057	6189	0	0
T5	64540	0	0	0
T6	9426	0	0	0
T7	18136	832	0	0
T8	354421	5884	0	0
T9	3444	66	0	0
T10	333892	1423	0	0
T11	0	832	0	0
T12	0	832	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	458253092	458166628	0	0
T1	251416	251383	0	0
T2	3319	3246	0	0
T3	124381	124376	0	0
T4	113057	113048	0	0
T5	64540	64441	0	0
T6	9426	9329	0	0
T7	18136	18086	0	0
T8	354421	354415	0	0
T9	3444	3373	0	0
T10	333892	333814	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	458253092	458166628	0	0
T1	251416	251383	0	0
T2	3319	3246	0	0
T3	124381	124376	0	0
T4	113057	113048	0	0
T5	64540	64441	0	0
T6	9426	9329	0	0
T7	18136	18086	0	0
T8	354421	354415	0	0
T9	3444	3373	0	0
T10	333892	333814	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	458253092	2393207	0	0
T1	251416	21108	0	0
T2	3319	832	0	0
T3	124381	832	0	0
T4	113057	6189	0	0
T5	64540	0	0	0
T6	9426	0	0	0
T7	18136	832	0	0
T8	354421	5884	0	0
T9	3444	66	0	0
T10	333892	1423	0	0
T11	0	832	0	0
T12	0	832	0	0

LockArbDecision_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	458253092	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	458253092	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	458253092	2393207	0	0
T1	251416	21108	0	0
T2	3319	832	0	0
T3	124381	832	0	0
T4	113057	6189	0	0
T5	64540	0	0	0
T6	9426	0	0	0
T7	18136	832	0	0
T8	354421	5884	0	0
T9	3444	66	0	0
T10	333892	1423	0	0
T11	0	832	0	0
T12	0	832	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	458253092	2393207	0	0
T1	251416	21108	0	0
T2	3319	832	0	0
T3	124381	832	0	0
T4	113057	6189	0	0
T5	64540	0	0	0
T6	9426	0	0	0
T7	18136	832	0	0
T8	354421	5884	0	0
T9	3444	66	0	0
T10	333892	1423	0	0
T11	0	832	0	0
T12	0	832	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	458253092	2393207	0	0
T1	251416	21108	0	0
T2	3319	832	0	0
T3	124381	832	0	0
T4	113057	6189	0	0
T5	64540	0	0	0
T6	9426	0	0	0
T7	18136	832	0	0
T8	354421	5884	0	0
T9	3444	66	0	0
T10	333892	1423	0	0
T11	0	832	0	0
T12	0	832	0	0

ReqStaysHighUntilGranted0_M

Name	Attempts	Real Successes	Failures	Incomplete
Total	458253092	0	0	0

RoundRobin_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	458253092	9	0	976
T1	251416	1	0	1
T2	3319	0	0	1
T3	124381	0	0	1
T4	113057	0	0	1
T5	64540	0	0	1
T6	9426	0	0	1
T7	18136	0	0	1
T8	354421	0	0	1
T9	3444	0	0	1
T10	333892	0	0	1
T49	0	1	0	0
T50	0	1	0	0
T51	0	1	0	0
T52	0	1	0	0
T53	0	1	0	0
T54	0	1	0	0
T55	0	1	0	0
T56	0	1	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	458253092	458166628	0	0
T1	251416	251383	0	0
T2	3319	3246	0	0
T3	124381	124376	0	0
T4	113057	113048	0	0
T5	64540	64441	0	0
T6	9426	9329	0	0
T7	18136	18086	0	0
T8	354421	354415	0	0
T9	3444	3373	0	0
T10	333892	333814	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	458253092	2393207	0	0
T1	251416	21108	0	0
T2	3319	832	0	0
T3	124381	832	0	0
T4	113057	6189	0	0
T5	64540	0	0	0
T6	9426	0	0	0
T7	18136	832	0	0
T8	354421	5884	0	0
T9	3444	66	0	0
T10	333892	1423	0	0
T11	0	832	0	0
T12	0	832	0	0