Unified Coverage Report :: Group :: spi_device_env_pkg::spi_device_env_cov::flash_upload_payload_size_cg

Group : spi_device_env_pkg::spi_device_env_cov::flash_upload_payload_size_cg

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspaces/repo/scratch/os_regression_2024_10_11/spi_device_2p-sim-vcs/default/sim-vcs/../src/lowrisc_dv_spi_device_env_0.1/spi_device_env_cov.sv

---

Summary for Group spi_device_env_pkg::spi_device_env_cov::flash_upload_payload_size_cg

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	9	0	9	100.00
Crosses	8	0	8	100.00

Variables for Group spi_device_env_pkg::spi_device_env_cov::flash_upload_payload_size_cg

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_is_write	2	0	2	100.00	100	1	1	0
cp_payload_size	7	0	7	100.00	100	1	1	0

Crosses for Group spi_device_env_pkg::spi_device_env_cov::flash_upload_payload_size_cg

CROSS	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	PRINT MISSING	COMMENT
cr_all	8	0	8	100.00	100	1	1	0

Summary for Variable cp_is_write

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	2	0	2	100.00

User Defined Bins for cp_is_write

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

read

851

1

T52

1

T53

3

T54

6

write

1627

1

T52

2

T62

2

T53

6

---

Summary for Variable cp_payload_size

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	7	0	7	100.00

User Defined Bins for cp_payload_size

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
excess_fifo	539	1			T52	1		T91	1		T92	1
frequent_use_values[0]	911	1			T52	2		T62	2		T53	3
frequent_use_values[1]	52	1			T54	1		T91	1		T68	1
frequent_use_values[2]	64	1			T91	1		T71	1		T111	1
frequent_use_values[3]	84	1			T49	2		T110	1		T112	3
frequent_use_values[4]	74	1			T53	2		T54	2		T50	2
frequent_use_values[256]	376	1			T53	4		T54	2		T92	1

---

Summary for Cross cr_all

Samples crossed: cp_is_write cp_payload_size

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
TOTAL	8	0	8	100.00
Automatically Generated Cross Bins	8	0	8	100.00
User Defined Cross Bins	0	0	0

Automatically Generated Cross Bins for cr_all

Bins

cp_is_write	cp_payload_size	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
read	frequent_use_values[0]	851	1			T52	1		T53	3		T54	6
write	excess_fifo	539	1			T52	1		T91	1		T92	1
write	frequent_use_values[0]	60	1			T52	1		T62	2		T92	1
write	frequent_use_values[1]	52	1			T54	1		T91	1		T68	1
write	frequent_use_values[2]	64	1			T91	1		T71	1		T111	1
write	frequent_use_values[3]	84	1			T49	2		T110	1		T112	3
write	frequent_use_values[4]	74	1			T53	2		T54	2		T50	2
write	frequent_use_values[256]	376	1			T53	4		T54	2		T92	1

User Defined Cross Bins for cr_all

Excluded/Illegal bins

NAME	COUNT	STATUS
read_w_nonzero_payload	0	Illegal