Unified Coverage Report :: Cond split page

Go back

 LINE       20557
 EXPRESSION (addr_hit[42] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T11,T12,T13
1	1	0	Covered	T119,T121,T126
1	1	1	Covered	T11,T12,T14

 LINE       20584
 EXPRESSION (addr_hit[43] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T11,T12,T14
1	1	0	Covered	T119,T121,T126
1	1	1	Covered	T11,T12,T14

 LINE       20611
 EXPRESSION (addr_hit[44] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T11,T12,T14
1	1	0	Covered	T119,T121,T126
1	1	1	Covered	T11,T12,T14

 LINE       20638
 EXPRESSION (addr_hit[45] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T11,T12,T14
1	1	0	Covered	T119,T121,T126
1	1	1	Covered	T11,T12,T14

 LINE       20665
 EXPRESSION (addr_hit[46] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T11,T12,T14
1	1	0	Covered	T119,T126,T129
1	1	1	Covered	T11,T12,T14

 LINE       20692
 EXPRESSION (addr_hit[47] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T11,T12,T14
1	1	0	Covered	T119,T121,T126
1	1	1	Covered	T11,T12,T14

 LINE       20719
 EXPRESSION (addr_hit[48] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T11,T12,T14
1	1	0	Covered	T118,T119,T121
1	1	1	Covered	T11,T12,T14

 LINE       20746
 EXPRESSION (addr_hit[49] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T11,T12,T14
1	1	0	Covered	T126,T129,T127
1	1	1	Covered	T11,T12,T14

 LINE       20773
 EXPRESSION (addr_hit[50] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T11,T12,T14
1	1	0	Covered	T118,T119,T121
1	1	1	Covered	T11,T12,T14

 LINE       20800
 EXPRESSION (addr_hit[51] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T11,T12,T14
1	1	0	Covered	T119,T121,T126
1	1	1	Covered	T11,T12,T14

 LINE       20827
 EXPRESSION (addr_hit[52] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T11,T12,T14
1	1	0	Covered	T119,T121,T126
1	1	1	Covered	T11,T12,T14

 LINE       20854
 EXPRESSION (addr_hit[53] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T11,T12,T14
1	1	0	Covered	T118,T119,T121
1	1	1	Covered	T11,T12,T14

 LINE       20881
 EXPRESSION (addr_hit[54] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T11,T12,T14
1	1	0	Covered	T126,T129,T127
1	1	1	Covered	T11,T12,T14

 LINE       20908
 EXPRESSION (addr_hit[55] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T12,T16,T55
1	1	0	Covered	T121,T126,T127
1	1	1	Covered	T12,T16,T55

 LINE       20913
 EXPRESSION (addr_hit[56] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T12,T14,T16
1	1	0	Covered	T119,T121,T126
1	1	1	Covered	T12,T16,T55

 LINE       20918
 EXPRESSION (addr_hit[57] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T12,T116,T57
1	1	0	Covered	T119,T126,T127
1	1	1	Covered	T12,T60,T92

 LINE       20923
 EXPRESSION (addr_hit[58] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T12,T13,T116
1	1	0	Covered	T119,T121,T126
1	1	1	Covered	T12,T60,T92

 LINE       20928
 EXPRESSION (addr_hit[60] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T4,T5,T10
1	1	0	Covered	T119,T126,T128
1	1	1	Covered	T4,T5,T10

 LINE       20939
 EXPRESSION (addr_hit[61] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T5,T13,T14
1	1	0	Not Covered
1	1	1	Covered	T30,T34,T46

 LINE       20940
 EXPRESSION (addr_hit[61] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T5,T13,T14
1	1	0	Covered	T119,T121,T126
1	1	1	Covered	T5,T13,T31

 LINE       20943
 EXPRESSION (addr_hit[62] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T4,T13,T14
1	1	0	Covered	T118,T119,T126
1	1	1	Covered	T4,T27,T28

 LINE       20952
 EXPRESSION (addr_hit[63] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T4,T16,T27
1	1	0	Covered	T119,T126,T129
1	1	1	Covered	T4,T27,T28

 LINE       20955
 EXPRESSION (addr_hit[64] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T4,T12,T14
1	1	0	Covered	T118,T119,T126
1	1	1	Covered	T4,T27,T28

 LINE       20958
 EXPRESSION (addr_hit[65] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T45,T28,T55
1	1	0	Covered	T119,T121,T126
1	1	1	Covered	T28,T29,T30

 LINE       20961
 EXPRESSION (addr_hit[66] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T13,T14,T16
1	1	0	Covered	T118,T119,T126
1	1	1	Covered	T28,T29,T30

 LINE       20964
 EXPRESSION (addr_hit[67] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T12,T14,T28
1	1	0	Covered	T119,T126,T130
1	1	1	Covered	T28,T29,T30

 LINE       20967
 EXPRESSION (addr_hit[68] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T14,T28,T29
1	1	0	Covered	T118,T119,T133
1	1	1	Covered	T28,T29,T30

 LINE       20970
 EXPRESSION (addr_hit[69] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T3,T16,T28
1	1	0	Covered	T118,T119,T126
1	1	1	Covered	T28,T29,T30

 LINE       20975
 EXPRESSION (addr_hit[70] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T12,T14,T28
1	1	0	Covered	T119,T121,T126
1	1	1	Covered	T28,T29,T30

 LINE       20978
 EXPRESSION (addr_hit[71] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T5,T12,T13
1	1	0	Not Covered
1	1	1	Covered	T5,T13,T31

 LINE       20979
 EXPRESSION (addr_hit[72] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T6
1	0	1	Covered	T5,T12,T13
1	1	0	Covered	T119,T121,T126
1	1	1	Covered	T5,T13,T30