Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.76 98.70 96.89 99.01 89.36 98.59 95.56 99.21


Total tests in report: 1130
Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP  
TOTAL INCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRNAME
59.86 59.86 92.15 92.15 80.74 80.74 62.75 62.75 11.11 11.11 89.68 89.68 70.42 70.42 12.18 12.18 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_cfg_cmd.2892528515
72.57 12.71 95.55 3.40 90.52 9.78 87.55 24.80 35.56 24.44 94.34 4.65 78.61 8.19 25.89 13.71 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_stress_all.1616095665
80.59 8.02 97.63 2.08 93.37 2.85 90.02 2.47 71.11 35.56 96.86 2.52 85.14 6.53 30.00 4.11 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_upload.1584479325
85.80 5.21 97.98 0.35 94.00 0.63 90.02 0.00 86.67 15.56 97.41 0.55 85.28 0.14 49.26 19.26 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_stress_all.2451184998
88.47 2.67 98.22 0.23 94.57 0.58 90.22 0.20 93.33 6.67 97.80 0.39 85.28 0.00 59.90 10.64 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_and_tpm.531022117
90.25 1.78 98.27 0.06 94.66 0.09 90.22 0.00 93.33 0.00 97.92 0.12 85.28 0.00 72.08 12.18 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_stress_all.3555516657
91.80 1.55 98.27 0.00 94.87 0.20 90.61 0.40 93.33 0.00 97.96 0.03 93.75 8.47 73.81 1.73 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_csr_mem_rw_with_rand_reset.3893729261
92.50 0.70 98.28 0.01 94.89 0.03 95.45 4.84 93.33 0.00 97.96 0.00 93.75 0.00 73.81 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_ram_cfg.3120411050
93.06 0.56 98.28 0.00 94.93 0.04 95.45 0.00 93.33 0.00 97.96 0.00 93.75 0.00 77.72 3.91 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_stress_all.2865604861
93.49 0.43 98.34 0.06 95.00 0.06 95.45 0.00 93.33 0.00 98.03 0.07 93.75 0.00 80.54 2.82 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_and_tpm_min_idle.363790188
93.85 0.36 98.51 0.17 95.61 0.61 96.25 0.79 93.33 0.00 98.35 0.33 94.31 0.56 80.59 0.05 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_read_buffer_direct.2933425232
94.20 0.35 98.52 0.01 95.65 0.04 98.22 1.98 93.33 0.00 98.37 0.02 94.44 0.14 80.84 0.25 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_sec_cm.3419062740
94.53 0.33 98.52 0.00 95.65 0.00 98.22 0.00 93.33 0.00 98.37 0.00 94.44 0.00 83.17 2.33 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_and_tpm_min_idle.2476926945
94.79 0.26 98.52 0.00 95.66 0.01 98.22 0.00 93.33 0.00 98.37 0.00 94.44 0.00 85.00 1.83 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_flash_mode_ignore_cmds.2524620855
95.03 0.24 98.52 0.00 95.66 0.00 98.22 0.00 93.33 0.00 98.37 0.00 94.58 0.14 86.53 1.53 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_flash_and_tpm.2531092830
95.23 0.20 98.52 0.00 95.66 0.00 98.22 0.00 93.33 0.00 98.37 0.00 94.58 0.00 87.92 1.39 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_flash_and_tpm.2907569564
95.41 0.18 98.52 0.00 95.66 0.00 98.22 0.00 93.33 0.00 98.37 0.00 94.58 0.00 89.16 1.24 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_flash_mode_ignore_cmds.1031707287
95.56 0.15 98.60 0.08 95.80 0.14 98.42 0.20 93.33 0.00 98.47 0.10 94.58 0.00 89.70 0.54 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_tpm_read_hw_reg.3977282607
95.70 0.14 98.61 0.01 95.84 0.04 98.42 0.00 93.33 0.00 98.49 0.02 94.58 0.00 90.64 0.94 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/5.spi_device_tl_intg_err.3517610074
95.84 0.14 98.61 0.00 95.84 0.00 98.42 0.00 93.33 0.00 98.49 0.00 94.58 0.00 91.63 0.99 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_flash_and_tpm.2133681630
95.98 0.13 98.61 0.00 95.84 0.00 98.42 0.00 93.33 0.00 98.49 0.00 94.72 0.14 92.43 0.79 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_flash_and_tpm_min_idle.2883328969
96.10 0.12 98.61 0.00 95.85 0.01 98.42 0.00 93.33 0.00 98.49 0.00 95.56 0.83 92.43 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_csr_hw_reset.3058219855
96.22 0.12 98.61 0.00 96.48 0.63 98.42 0.00 93.33 0.00 98.49 0.00 95.56 0.00 92.62 0.20 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_tl_errors.2224058325
96.31 0.10 98.61 0.00 96.48 0.00 98.42 0.00 93.33 0.00 98.49 0.00 95.56 0.00 93.32 0.69 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_flash_mode_ignore_cmds.852986230
96.41 0.09 98.61 0.00 96.48 0.00 98.42 0.00 93.33 0.00 98.49 0.00 95.56 0.00 93.96 0.64 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_and_tpm_min_idle.3306058777
96.50 0.09 98.67 0.06 96.57 0.09 98.81 0.40 93.33 0.00 98.58 0.09 95.56 0.00 93.96 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_mem_parity.1785978364
96.57 0.08 98.67 0.00 96.57 0.00 98.81 0.00 93.33 0.00 98.58 0.00 95.56 0.00 94.50 0.54 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_flash_and_tpm.3995370254
96.64 0.07 98.67 0.00 96.57 0.00 98.81 0.00 93.33 0.00 98.58 0.00 95.56 0.00 95.00 0.50 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_stress_all.3972265633
96.71 0.06 98.67 0.00 96.57 0.00 98.81 0.00 93.33 0.00 98.58 0.00 95.56 0.00 95.45 0.45 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_flash_and_tpm.199081456
96.77 0.06 98.67 0.00 96.57 0.00 98.81 0.00 93.33 0.00 98.58 0.00 95.56 0.00 95.84 0.40 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_stress_all.3326116361
96.81 0.04 98.67 0.00 96.58 0.01 98.81 0.00 93.33 0.00 98.58 0.00 95.56 0.00 96.14 0.30 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_flash_mode.2524176009
96.85 0.04 98.67 0.00 96.58 0.00 98.81 0.00 93.33 0.00 98.58 0.00 95.56 0.00 96.44 0.30 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_tpm_all.3147516282
96.89 0.04 98.67 0.00 96.58 0.00 98.81 0.00 93.33 0.00 98.58 0.00 95.56 0.00 96.73 0.30 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_stress_all.3758184588
96.94 0.04 98.67 0.00 96.58 0.00 98.81 0.00 93.33 0.00 98.58 0.00 95.56 0.00 97.03 0.30 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_and_tpm.1732197307
96.97 0.04 98.69 0.03 96.62 0.04 99.01 0.20 93.33 0.00 98.58 0.00 95.56 0.00 97.03 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_alert_test.3954347743
97.01 0.04 98.69 0.00 96.62 0.00 99.01 0.00 93.33 0.00 98.58 0.00 95.56 0.00 97.28 0.25 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_mailbox.2903688736
97.04 0.03 98.69 0.00 96.62 0.00 99.01 0.00 93.33 0.00 98.58 0.00 95.56 0.00 97.48 0.20 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/40.spi_device_flash_mode_ignore_cmds.3349804265
97.07 0.03 98.69 0.00 96.62 0.00 99.01 0.00 93.33 0.00 98.58 0.00 95.56 0.00 97.67 0.20 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_flash_and_tpm_min_idle.4167946192
97.09 0.03 98.69 0.00 96.81 0.19 99.01 0.00 93.33 0.00 98.58 0.00 95.56 0.00 97.67 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_tl_errors.3763932006
97.11 0.02 98.69 0.00 96.81 0.00 99.01 0.00 93.33 0.00 98.58 0.00 95.56 0.00 97.82 0.15 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/18.spi_device_tl_intg_err.1397567273
97.14 0.02 98.69 0.00 96.81 0.00 99.01 0.00 93.33 0.00 98.58 0.00 95.56 0.00 97.97 0.15 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_flash_all.2840688870
97.15 0.02 98.69 0.00 96.83 0.01 99.01 0.00 93.33 0.00 98.58 0.00 95.56 0.00 98.07 0.10 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_stress_all.1405632123
97.17 0.01 98.69 0.00 96.83 0.00 99.01 0.00 93.33 0.00 98.58 0.00 95.56 0.00 98.17 0.10 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_tl_intg_err.3749052854
97.18 0.01 98.69 0.00 96.83 0.00 99.01 0.00 93.33 0.00 98.58 0.00 95.56 0.00 98.27 0.10 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_tpm_all.2302922800
97.19 0.01 98.69 0.00 96.83 0.00 99.01 0.00 93.33 0.00 98.58 0.00 95.56 0.00 98.37 0.10 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_flash_and_tpm_min_idle.1786038184
97.21 0.01 98.69 0.00 96.83 0.00 99.01 0.00 93.33 0.00 98.58 0.00 95.56 0.00 98.47 0.10 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_flash_all.2166949181
97.22 0.01 98.69 0.00 96.83 0.00 99.01 0.00 93.33 0.00 98.58 0.00 95.56 0.00 98.56 0.10 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_stress_all.3779734783
97.24 0.01 98.69 0.00 96.83 0.00 99.01 0.00 93.33 0.00 98.58 0.00 95.56 0.00 98.66 0.10 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/23.spi_device_stress_all.102364317
97.25 0.01 98.69 0.00 96.83 0.00 99.01 0.00 93.33 0.00 98.58 0.00 95.56 0.00 98.76 0.10 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/25.spi_device_flash_mode.1580635994
97.27 0.01 98.69 0.00 96.83 0.00 99.01 0.00 93.33 0.00 98.58 0.00 95.56 0.00 98.86 0.10 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/29.spi_device_flash_and_tpm.1388647856
97.28 0.01 98.70 0.01 96.83 0.00 99.01 0.00 93.33 0.00 98.59 0.02 95.56 0.00 98.91 0.05 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_intercept.2209692402
97.28 0.01 98.70 0.00 96.88 0.05 99.01 0.00 93.33 0.00 98.59 0.00 95.56 0.00 98.91 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/11.spi_device_tl_errors.2474593585
97.29 0.01 98.70 0.00 96.88 0.00 99.01 0.00 93.33 0.00 98.59 0.00 95.56 0.00 98.96 0.05 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_flash_and_tpm.2368417356
97.30 0.01 98.70 0.00 96.88 0.00 99.01 0.00 93.33 0.00 98.59 0.00 95.56 0.00 99.01 0.05 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_stress_all.4024235423
97.30 0.01 98.70 0.00 96.88 0.00 99.01 0.00 93.33 0.00 98.59 0.00 95.56 0.00 99.06 0.05 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_flash_mode.3822117043
97.31 0.01 98.70 0.00 96.88 0.00 99.01 0.00 93.33 0.00 98.59 0.00 95.56 0.00 99.11 0.05 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_flash_and_tpm.233738818
97.32 0.01 98.70 0.00 96.88 0.00 99.01 0.00 93.33 0.00 98.59 0.00 95.56 0.00 99.16 0.05 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/22.spi_device_stress_all.2333449718
97.33 0.01 98.70 0.00 96.88 0.00 99.01 0.00 93.33 0.00 98.59 0.00 95.56 0.00 99.21 0.05 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/24.spi_device_flash_mode.1624028750
97.33 0.01 98.70 0.00 96.89 0.01 99.01 0.00 93.33 0.00 98.59 0.00 95.56 0.00 99.21 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_csr_hw_reset.2549832494

Tests that do not contribute to grading

Name
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_csr_aliasing.1846194268
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_csr_bit_bash.1688563751
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_csr_mem_rw_with_rand_reset.3520234634
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_csr_rw.347705132
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_intr_test.3777957311
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_mem_partial_access.3284579333
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_mem_walk.1985087332
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_same_csr_outstanding.1996249132
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_tl_errors.712477283
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_tl_intg_err.42434481
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_csr_aliasing.3936534730
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_csr_bit_bash.962191408
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_csr_hw_reset.4271503436
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_csr_mem_rw_with_rand_reset.4057337090
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_csr_rw.3972113723
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_intr_test.3793660244
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_mem_partial_access.4072377958
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_mem_walk.3758480169
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_same_csr_outstanding.2432391788
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_tl_errors.2852215689
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/10.spi_device_csr_mem_rw_with_rand_reset.1863817887
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/10.spi_device_csr_rw.4141468426
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/10.spi_device_intr_test.3836273086
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/10.spi_device_same_csr_outstanding.577247805
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/10.spi_device_tl_errors.2258632783
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/10.spi_device_tl_intg_err.4016038601
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/11.spi_device_csr_mem_rw_with_rand_reset.433804758
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/11.spi_device_csr_rw.1635993592
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/11.spi_device_intr_test.3147903508
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/11.spi_device_tl_intg_err.548923929
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/12.spi_device_csr_mem_rw_with_rand_reset.746753245
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/12.spi_device_csr_rw.4137379932
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/12.spi_device_intr_test.2302910131
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/12.spi_device_same_csr_outstanding.1159195908
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/12.spi_device_tl_intg_err.1005141971
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/13.spi_device_csr_rw.197740521
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/13.spi_device_intr_test.1112129466
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/13.spi_device_same_csr_outstanding.4119239386
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/13.spi_device_tl_errors.1732861572
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/13.spi_device_tl_intg_err.642738897
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/14.spi_device_csr_rw.2256212701
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/14.spi_device_intr_test.2777985942
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/14.spi_device_same_csr_outstanding.288586939
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/14.spi_device_tl_intg_err.958245157
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/16.spi_device_csr_mem_rw_with_rand_reset.1446019533
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/16.spi_device_csr_rw.3278416162
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/16.spi_device_same_csr_outstanding.4075793305
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/17.spi_device_csr_mem_rw_with_rand_reset.701789308
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/17.spi_device_csr_rw.2732100285
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/17.spi_device_intr_test.1265117873
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/17.spi_device_same_csr_outstanding.779040472
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/17.spi_device_tl_errors.4007898238
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/17.spi_device_tl_intg_err.827032572
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/18.spi_device_tl_errors.2380034704
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/19.spi_device_csr_mem_rw_with_rand_reset.1013639583
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/19.spi_device_csr_rw.421268858
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/19.spi_device_same_csr_outstanding.2962880802
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_csr_aliasing.1607256684
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_csr_bit_bash.417508908
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_csr_rw.1404690062
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_intr_test.2294189486
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_mem_partial_access.1569705872
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_mem_walk.803643285
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_same_csr_outstanding.394539219
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_tl_intg_err.982032822
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/20.spi_device_intr_test.2732975371
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/21.spi_device_intr_test.1307564847
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/22.spi_device_intr_test.3814091229
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/23.spi_device_intr_test.1583444163
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/24.spi_device_intr_test.1231814931
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/25.spi_device_intr_test.573821152
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/26.spi_device_intr_test.3250618356
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/27.spi_device_intr_test.3962356632
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/28.spi_device_intr_test.1215172627
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/29.spi_device_intr_test.3056589269
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_csr_aliasing.1586258875
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_csr_bit_bash.2102240122
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_csr_hw_reset.3770952940
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_csr_mem_rw_with_rand_reset.192052669
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_csr_rw.2873160190
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_intr_test.3835948422
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_mem_partial_access.3415860430
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_mem_walk.3541484208
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_same_csr_outstanding.201242
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_tl_errors.2795220652
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_tl_intg_err.1351135405
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/30.spi_device_intr_test.2325572105
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/31.spi_device_intr_test.3325439349
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/32.spi_device_intr_test.190750493
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/33.spi_device_intr_test.4193406484
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/34.spi_device_intr_test.2787044408
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/35.spi_device_intr_test.1383159115
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/36.spi_device_intr_test.1482339553
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/37.spi_device_intr_test.2009122089
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/38.spi_device_intr_test.1397932828
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/39.spi_device_intr_test.1832419653
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_csr_aliasing.77507957
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_csr_bit_bash.3863322675
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_csr_hw_reset.3312211716
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_csr_mem_rw_with_rand_reset.3838729545
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_csr_rw.1675658917
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_intr_test.2758122950
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_mem_partial_access.2475579739
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_mem_walk.2431473224
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_same_csr_outstanding.1959612165
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_tl_intg_err.1564297793
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/40.spi_device_intr_test.3413534234
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/41.spi_device_intr_test.1209479806
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/42.spi_device_intr_test.3579067369
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/43.spi_device_intr_test.3367519716
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/44.spi_device_intr_test.1092190410
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/45.spi_device_intr_test.1182722596
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/46.spi_device_intr_test.2779180398
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/47.spi_device_intr_test.3552428740
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/48.spi_device_intr_test.3791870996
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/49.spi_device_intr_test.785291413
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/5.spi_device_csr_mem_rw_with_rand_reset.669342433
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/5.spi_device_csr_rw.4206925783
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/5.spi_device_intr_test.2352532298
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/5.spi_device_same_csr_outstanding.4165734180
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/5.spi_device_tl_errors.2911505005
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/6.spi_device_csr_mem_rw_with_rand_reset.893397377
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/6.spi_device_csr_rw.1963151120
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/6.spi_device_intr_test.1526639877
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/6.spi_device_same_csr_outstanding.1691286425
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/6.spi_device_tl_errors.2753785654
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/6.spi_device_tl_intg_err.1894174330
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/7.spi_device_csr_mem_rw_with_rand_reset.594229995
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/7.spi_device_csr_rw.3453986202
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/7.spi_device_intr_test.1526543883
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/7.spi_device_same_csr_outstanding.4173115378
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/7.spi_device_tl_errors.2702047316
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/7.spi_device_tl_intg_err.3250036061
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/8.spi_device_csr_mem_rw_with_rand_reset.2064457602
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/8.spi_device_csr_rw.2994409329
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/8.spi_device_intr_test.1264208568
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/8.spi_device_same_csr_outstanding.938934298
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/8.spi_device_tl_errors.3290793977
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/8.spi_device_tl_intg_err.3451927235
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/9.spi_device_csr_mem_rw_with_rand_reset.3189030045
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/9.spi_device_csr_rw.4054950866
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/9.spi_device_intr_test.242355869
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/9.spi_device_same_csr_outstanding.2714337325
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/9.spi_device_tl_errors.2365372058
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/cover_reg_top/9.spi_device_tl_intg_err.2855218180
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_csb_read.1733258705
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_all.4055339372
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_mode.3630126452
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_mode_ignore_cmds.3737211499
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_intercept.3644886008
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_pass_addr_payload_swap.1944098221
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_pass_cmd_filtering.4200655194
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_tpm_rw.3688913255
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_tpm_sts_read.560143950
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_upload.2315542881
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_alert_test.3991129163
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_cfg_cmd.857877928
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_csb_read.2089120797
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_flash_all.3493979486
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_flash_and_tpm.172557043
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_flash_mode_ignore_cmds.1796001578
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_intercept.1775706249
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_mailbox.369071340
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_mem_parity.147338493
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_pass_addr_payload_swap.891283323
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_pass_cmd_filtering.1579038301
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_read_buffer_direct.2931172113
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_sec_cm.4291026248
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_tpm_read_hw_reg.867659952
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_tpm_rw.263389916
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_tpm_sts_read.1185882538
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_alert_test.2842527181
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_cfg_cmd.756785498
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_csb_read.3218147506
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_flash_all.1385608383
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_flash_and_tpm_min_idle.290352413
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_flash_mode.3767890624
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_intercept.548235107
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_mailbox.3086782834
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_mem_parity.2594709744
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_pass_addr_payload_swap.559816037
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_pass_cmd_filtering.4172688707
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_read_buffer_direct.3807284734
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_stress_all.800683561
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_tpm_all.3765055951
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_tpm_read_hw_reg.2137201899
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_tpm_rw.692854688
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_tpm_sts_read.1210191730
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_upload.2017972069
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_alert_test.793545306
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_cfg_cmd.3949357150
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_csb_read.1076344622
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_flash_all.3663572954
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_flash_and_tpm.916473123
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_flash_and_tpm_min_idle.2983754207
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_flash_mode.4155817893
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_intercept.2380778410
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_mailbox.3624998509
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_mem_parity.331541227
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_pass_addr_payload_swap.483519244
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_pass_cmd_filtering.2880584631
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_read_buffer_direct.3793780748
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_tpm_all.1826611042
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_tpm_read_hw_reg.3180989629
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_tpm_rw.1427509367
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_tpm_sts_read.3741640823
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_upload.1360620393
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_alert_test.3269094791
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_cfg_cmd.4241086258
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_csb_read.1484989854
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_flash_all.1220068365
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_flash_and_tpm.2373431266
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_flash_and_tpm_min_idle.1982327583
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_flash_mode.2181349118
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_flash_mode_ignore_cmds.2954028167
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_intercept.2229353163
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_mailbox.1753511128
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_mem_parity.2436540350
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_pass_addr_payload_swap.3727568698
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_pass_cmd_filtering.3851193353
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_read_buffer_direct.111443781
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_stress_all.2671712509
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_tpm_all.2115722645
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_tpm_read_hw_reg.3617988115
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_tpm_rw.3347022674
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_tpm_sts_read.3158723252
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_upload.194578294
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_alert_test.2503483776
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_cfg_cmd.116185314
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_csb_read.2155344261
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_flash_and_tpm.1012188922
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_flash_and_tpm_min_idle.2062872962
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_flash_mode.3343384995
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_flash_mode_ignore_cmds.2929388007
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_intercept.2220363162
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_mailbox.1644896119
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_mem_parity.1570479502
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_pass_addr_payload_swap.2435104579
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_pass_cmd_filtering.1995594555
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_read_buffer_direct.4245619816
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_tpm_all.2325588116
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_tpm_read_hw_reg.878619947
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_tpm_rw.3184350328
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_tpm_sts_read.2966501292
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_upload.1923332366
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_alert_test.2704605907
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_cfg_cmd.4050222166
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_csb_read.2109163453
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_flash_all.3952624663
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_flash_mode.2026056712
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_intercept.2566742963
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_mailbox.2595613584
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_mem_parity.1808651179
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_pass_addr_payload_swap.2460787345
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_pass_cmd_filtering.3208912895
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_read_buffer_direct.3392098136
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_tpm_all.2200661619
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_tpm_read_hw_reg.3204584339
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_tpm_rw.1684964716
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_tpm_sts_read.297405380
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/14.spi_device_upload.1503232123
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_alert_test.3978777980
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_cfg_cmd.21337596
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_csb_read.1279448783
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_flash_all.1364160216
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_flash_and_tpm.1058534765
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_flash_and_tpm_min_idle.3186871796
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_flash_mode.4173667679
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_flash_mode_ignore_cmds.1830271461
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_intercept.2991057086
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_mailbox.1561615775
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_mem_parity.1763425845
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_pass_addr_payload_swap.3154336445
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_pass_cmd_filtering.3387720704
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_read_buffer_direct.1704408078
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_stress_all.2024315774
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_tpm_all.1924478306
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_tpm_read_hw_reg.4216883815
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_tpm_rw.3462014561
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_tpm_sts_read.1359705221
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/15.spi_device_upload.2663489905
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_alert_test.833607599
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_cfg_cmd.1481426870
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_csb_read.1664562239
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_flash_all.271162326
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_flash_and_tpm.3023071473
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_flash_and_tpm_min_idle.2688480778
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_flash_mode.2726177136
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_flash_mode_ignore_cmds.1698913471
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_intercept.3652705399
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_mailbox.1171195222
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_mem_parity.1260813243
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_pass_addr_payload_swap.471754419
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_pass_cmd_filtering.3455078835
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_read_buffer_direct.1865946763
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_stress_all.3836803321
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_tpm_all.391757938
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_tpm_read_hw_reg.458293273
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_tpm_rw.3309119923
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_tpm_sts_read.947502563
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/16.spi_device_upload.1829701552
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_alert_test.3980891340
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_cfg_cmd.3634109633
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_csb_read.2737636929
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_flash_and_tpm.1459148091
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_flash_and_tpm_min_idle.3027142912
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_flash_mode_ignore_cmds.3872341096
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_intercept.1772556559
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_mailbox.2751286961
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_mem_parity.2597816728
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_pass_addr_payload_swap.3122049392
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_pass_cmd_filtering.748036478
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_read_buffer_direct.3735536952
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_stress_all.3448861081
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_tpm_all.1177701340
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_tpm_read_hw_reg.2716583805
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_tpm_rw.918122442
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_tpm_sts_read.2926102263
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/17.spi_device_upload.727821786
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_alert_test.1977921895
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_cfg_cmd.1141484488
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_csb_read.3518525217
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_flash_all.167210961
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_flash_and_tpm_min_idle.1979172192
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_flash_mode.650813440
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_flash_mode_ignore_cmds.915218762
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_intercept.1945631424
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_mailbox.3738430207
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_mem_parity.1193568941
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_pass_addr_payload_swap.3752532460
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_pass_cmd_filtering.3541990592
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_read_buffer_direct.1103795169
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_tpm_all.929539216
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_tpm_read_hw_reg.3127225539
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_tpm_rw.3356794620
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_tpm_sts_read.1523139349
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/18.spi_device_upload.332217420
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_alert_test.1071005035
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_cfg_cmd.2884087842
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_csb_read.3102011661
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_flash_all.3910568541
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_flash_and_tpm_min_idle.1994063404
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_flash_mode.1050865271
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_flash_mode_ignore_cmds.1786695435
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_intercept.1380921049
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_mailbox.1723211788
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_mem_parity.4117015143
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_pass_addr_payload_swap.627834337
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_pass_cmd_filtering.2110788091
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_read_buffer_direct.1185078994
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_tpm_all.1885109903
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_tpm_read_hw_reg.745705948
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_tpm_rw.3068354298
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_tpm_sts_read.1207906986
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/19.spi_device_upload.1644623236
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_alert_test.2023606469
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_cfg_cmd.3100354086
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_csb_read.2193729811
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_all.1126037731
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_and_tpm.1961547906
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_mode.207301345
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_mode_ignore_cmds.2553149113
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_intercept.2621391345
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_mailbox.471559481
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_mem_parity.610735545
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_pass_addr_payload_swap.3219004228
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_pass_cmd_filtering.1438334698
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_read_buffer_direct.2519713505
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_sec_cm.2439607259
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_stress_all.3213070227
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_tpm_all.4132849831
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_tpm_read_hw_reg.3545677186
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_tpm_rw.1379983380
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_tpm_sts_read.2289971671
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_upload.283938177
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/20.spi_device_alert_test.315132405
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/20.spi_device_cfg_cmd.2563579683
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/20.spi_device_csb_read.1122727118
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/20.spi_device_flash_all.927961258
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/20.spi_device_flash_and_tpm.3463142359
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/20.spi_device_flash_and_tpm_min_idle.912875802
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/20.spi_device_flash_mode.4272058676
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/20.spi_device_flash_mode_ignore_cmds.1851937196
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/20.spi_device_intercept.1956842992
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/20.spi_device_mailbox.2321131760
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/20.spi_device_pass_addr_payload_swap.1802198788
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/20.spi_device_pass_cmd_filtering.4192485405
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/20.spi_device_read_buffer_direct.3084240805
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/20.spi_device_stress_all.2104426400
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/20.spi_device_tpm_all.4073349661
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/20.spi_device_tpm_read_hw_reg.2316950016
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/20.spi_device_tpm_rw.126838130
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/20.spi_device_tpm_sts_read.1646738025
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/20.spi_device_upload.3937809878
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/21.spi_device_alert_test.3115580953
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/21.spi_device_cfg_cmd.3207508780
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/21.spi_device_csb_read.445546973
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/21.spi_device_flash_all.1295410804
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/21.spi_device_flash_and_tpm.1650530592
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/21.spi_device_flash_and_tpm_min_idle.113773074
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/21.spi_device_flash_mode.2113114863
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/21.spi_device_flash_mode_ignore_cmds.3240491000
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/21.spi_device_intercept.4287965054
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/21.spi_device_mailbox.3651427314
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/21.spi_device_pass_addr_payload_swap.299727753
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/21.spi_device_pass_cmd_filtering.2456173365
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/21.spi_device_read_buffer_direct.277778070
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/21.spi_device_stress_all.479430842
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/21.spi_device_tpm_all.369953694
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/21.spi_device_tpm_read_hw_reg.2657584066
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/21.spi_device_tpm_rw.1460410778
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/21.spi_device_tpm_sts_read.3091055235
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/21.spi_device_upload.2488882083
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/22.spi_device_alert_test.3764249416
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/22.spi_device_cfg_cmd.3784591793
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/22.spi_device_csb_read.1464313408
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/22.spi_device_flash_all.2388712327
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/22.spi_device_flash_and_tpm.2732959403
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/22.spi_device_flash_and_tpm_min_idle.1866309329
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/22.spi_device_flash_mode.579437961
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/22.spi_device_flash_mode_ignore_cmds.297881447
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/22.spi_device_intercept.2639291437
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/22.spi_device_mailbox.413139256
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/22.spi_device_pass_addr_payload_swap.896663331
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/22.spi_device_pass_cmd_filtering.2128795729
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/22.spi_device_read_buffer_direct.238043210
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/22.spi_device_tpm_all.1534114523
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/22.spi_device_tpm_read_hw_reg.4170869949
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/22.spi_device_tpm_rw.4108833281
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/22.spi_device_tpm_sts_read.3289266784
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/22.spi_device_upload.1413839715
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/23.spi_device_alert_test.1206430087
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/23.spi_device_cfg_cmd.2399178419
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/23.spi_device_csb_read.2928681615
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/23.spi_device_flash_all.517019454
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/23.spi_device_flash_and_tpm.1365410858
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/23.spi_device_flash_and_tpm_min_idle.2760326325
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/23.spi_device_flash_mode.4097339693
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/23.spi_device_flash_mode_ignore_cmds.2571585127
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/23.spi_device_intercept.1095456576
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/23.spi_device_mailbox.2476319824
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/23.spi_device_pass_addr_payload_swap.3549653388
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/23.spi_device_pass_cmd_filtering.3902067830
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/23.spi_device_read_buffer_direct.2421816004
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/23.spi_device_tpm_all.1142644685
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/23.spi_device_tpm_read_hw_reg.2078927885
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/23.spi_device_tpm_rw.1759527013
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/23.spi_device_tpm_sts_read.49477208
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/23.spi_device_upload.554062717
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/24.spi_device_alert_test.1478534292
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/24.spi_device_cfg_cmd.3395151452
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/24.spi_device_csb_read.3958908291
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/24.spi_device_flash_all.3491676502
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/24.spi_device_flash_and_tpm.3914949250
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/24.spi_device_flash_and_tpm_min_idle.2939930691
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/24.spi_device_flash_mode_ignore_cmds.1335372919
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/24.spi_device_intercept.3476004171
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/24.spi_device_mailbox.3016376970
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/24.spi_device_pass_addr_payload_swap.358244905
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/24.spi_device_pass_cmd_filtering.686544880
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/24.spi_device_read_buffer_direct.1543820623
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/24.spi_device_stress_all.1251591050
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/24.spi_device_tpm_all.1983028199
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/24.spi_device_tpm_read_hw_reg.1241440320
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/24.spi_device_tpm_rw.2662859955
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/24.spi_device_tpm_sts_read.3877958193
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/24.spi_device_upload.403067570
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/25.spi_device_alert_test.2740978558
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/25.spi_device_cfg_cmd.1129554513
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/25.spi_device_csb_read.429357448
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/25.spi_device_flash_all.1279335448
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/25.spi_device_flash_and_tpm.3180340816
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/25.spi_device_flash_and_tpm_min_idle.2337272225
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/25.spi_device_flash_mode_ignore_cmds.2174077155
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/25.spi_device_intercept.3214438421
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/25.spi_device_mailbox.3244663361
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/25.spi_device_pass_addr_payload_swap.1356853840
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/25.spi_device_pass_cmd_filtering.2547044316
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/25.spi_device_read_buffer_direct.1650983058
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/25.spi_device_stress_all.1537005975
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/25.spi_device_tpm_all.983831021
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/25.spi_device_tpm_read_hw_reg.2107793474
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/25.spi_device_tpm_rw.3832941187
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/25.spi_device_tpm_sts_read.2921100975
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/25.spi_device_upload.209104111
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/26.spi_device_alert_test.2974363090
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/26.spi_device_cfg_cmd.1619171165
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/26.spi_device_csb_read.1475943825
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/26.spi_device_flash_all.618912606
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/26.spi_device_flash_and_tpm.3627816953
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/26.spi_device_flash_and_tpm_min_idle.2912029051
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/26.spi_device_flash_mode.250367336
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/26.spi_device_flash_mode_ignore_cmds.189318805
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/26.spi_device_intercept.1690419101
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/26.spi_device_mailbox.4177195490
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/26.spi_device_pass_addr_payload_swap.539921139
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/26.spi_device_pass_cmd_filtering.590926045
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/26.spi_device_read_buffer_direct.3013660965
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/26.spi_device_stress_all.1549132929
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/26.spi_device_tpm_all.3024587820
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/26.spi_device_tpm_read_hw_reg.1580790602
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/26.spi_device_tpm_rw.1037910850
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/26.spi_device_tpm_sts_read.1948434989
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/26.spi_device_upload.572302602
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/27.spi_device_alert_test.1339322317
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/27.spi_device_cfg_cmd.710236139
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/27.spi_device_csb_read.3868506294
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/27.spi_device_flash_all.3095790401
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/27.spi_device_flash_and_tpm.1256907969
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/27.spi_device_flash_and_tpm_min_idle.265698530
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/27.spi_device_flash_mode.2501823044
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/27.spi_device_flash_mode_ignore_cmds.3320571426
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/27.spi_device_intercept.3709731365
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/27.spi_device_mailbox.2437301024
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/27.spi_device_pass_addr_payload_swap.1308028038
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/27.spi_device_pass_cmd_filtering.3697271118
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/27.spi_device_read_buffer_direct.1692769425
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/27.spi_device_stress_all.1496940746
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/27.spi_device_tpm_all.3665003379
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/27.spi_device_tpm_read_hw_reg.4203747310
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/27.spi_device_tpm_rw.3676957434
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/27.spi_device_tpm_sts_read.835699649
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/27.spi_device_upload.3978779523
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/28.spi_device_alert_test.2237525329
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/28.spi_device_cfg_cmd.3614457361
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/28.spi_device_csb_read.2285015487
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/28.spi_device_flash_all.895170575
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/28.spi_device_flash_and_tpm.666674608
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/28.spi_device_flash_and_tpm_min_idle.1846341300
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/28.spi_device_flash_mode.228751044
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/28.spi_device_flash_mode_ignore_cmds.866419425
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/28.spi_device_intercept.2792937581
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/28.spi_device_mailbox.2592087845
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/28.spi_device_pass_addr_payload_swap.3912306901
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/28.spi_device_pass_cmd_filtering.432534274
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/28.spi_device_read_buffer_direct.605392599
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/28.spi_device_stress_all.4272653235
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/28.spi_device_tpm_all.816653518
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/28.spi_device_tpm_read_hw_reg.2570328553
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/28.spi_device_tpm_rw.4063106602
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/28.spi_device_tpm_sts_read.486943369
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/28.spi_device_upload.1243766863
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/29.spi_device_alert_test.1761907383
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/29.spi_device_cfg_cmd.1517950335
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/29.spi_device_csb_read.3993804415
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/29.spi_device_flash_all.3682407412
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/29.spi_device_flash_and_tpm_min_idle.3741950996
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/29.spi_device_flash_mode.2180028929
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/29.spi_device_flash_mode_ignore_cmds.3765125725
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/29.spi_device_intercept.954245940
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/29.spi_device_mailbox.3257098359
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/29.spi_device_pass_addr_payload_swap.4138825646
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/29.spi_device_pass_cmd_filtering.2597302303
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/29.spi_device_read_buffer_direct.3168256136
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/29.spi_device_stress_all.3706046220
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/29.spi_device_tpm_all.2594829792
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/29.spi_device_tpm_read_hw_reg.4159308892
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/29.spi_device_tpm_rw.3301856946
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/29.spi_device_tpm_sts_read.2081983645
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/29.spi_device_upload.1776457248
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_alert_test.649859865
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_cfg_cmd.3717307650
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_csb_read.2667768129
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_flash_all.2043603147
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_flash_and_tpm_min_idle.631542848
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_flash_mode.2877509171
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_flash_mode_ignore_cmds.1126267242
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_intercept.3617560690
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_mailbox.3297810991
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_mem_parity.2523136513
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_pass_addr_payload_swap.1113219697
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_pass_cmd_filtering.2249881128
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_read_buffer_direct.4056478295
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_sec_cm.3330312416
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_stress_all.3167682111
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_tpm_all.616464516
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_tpm_read_hw_reg.1318866837
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_tpm_rw.4000114596
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_tpm_sts_read.3629046609
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_upload.561194536
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/30.spi_device_alert_test.2973914568
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/30.spi_device_cfg_cmd.3439297182
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/30.spi_device_csb_read.2885748498
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/30.spi_device_flash_all.128285703
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/30.spi_device_flash_and_tpm.2082184513
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/30.spi_device_flash_and_tpm_min_idle.3888493593
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/30.spi_device_flash_mode.772578030
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/30.spi_device_flash_mode_ignore_cmds.2842719974
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/30.spi_device_intercept.502162759
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/30.spi_device_mailbox.3591750765
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/30.spi_device_pass_addr_payload_swap.1730799411
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/30.spi_device_pass_cmd_filtering.4162715115
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/30.spi_device_read_buffer_direct.2687129483
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/30.spi_device_stress_all.4187031635
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/30.spi_device_tpm_all.982284736
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/30.spi_device_tpm_read_hw_reg.3724487329
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/30.spi_device_tpm_rw.1650800842
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/30.spi_device_tpm_sts_read.1514881885
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/30.spi_device_upload.217978197
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/31.spi_device_alert_test.881588668
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/31.spi_device_cfg_cmd.1721982335
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/31.spi_device_csb_read.3990756383
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/31.spi_device_flash_all.125099124
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/31.spi_device_flash_and_tpm.298931753
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/31.spi_device_flash_and_tpm_min_idle.3286459766
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/31.spi_device_flash_mode.1521395414
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/31.spi_device_flash_mode_ignore_cmds.752624192
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/31.spi_device_intercept.1596060673
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/31.spi_device_mailbox.652374016
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/31.spi_device_pass_addr_payload_swap.2373830777
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/31.spi_device_pass_cmd_filtering.2168692054
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/31.spi_device_read_buffer_direct.396268568
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/31.spi_device_stress_all.1969201805
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/31.spi_device_tpm_all.84135371
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/31.spi_device_tpm_read_hw_reg.2161591662
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/31.spi_device_tpm_rw.1712412387
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/31.spi_device_tpm_sts_read.1303877625
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/31.spi_device_upload.2110822189
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/32.spi_device_alert_test.333115194
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/32.spi_device_cfg_cmd.845053320
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/32.spi_device_csb_read.3195028931
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/32.spi_device_flash_all.2318650759
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/32.spi_device_flash_and_tpm.1921346874
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/32.spi_device_flash_and_tpm_min_idle.3861453339
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/32.spi_device_flash_mode.2302650739
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/32.spi_device_flash_mode_ignore_cmds.1028776998
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/32.spi_device_intercept.3644735864
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/32.spi_device_mailbox.2738524632
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/32.spi_device_pass_addr_payload_swap.1315770327
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/32.spi_device_pass_cmd_filtering.3227816644
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/32.spi_device_read_buffer_direct.2975160460
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/32.spi_device_stress_all.1716572497
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/32.spi_device_tpm_all.1623601579
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/32.spi_device_tpm_read_hw_reg.1772546708
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/32.spi_device_tpm_rw.2784714761
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/32.spi_device_tpm_sts_read.2186599880
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/32.spi_device_upload.225199267
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/33.spi_device_alert_test.4122382632
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/33.spi_device_cfg_cmd.1208976001
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/33.spi_device_csb_read.3635215521
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/33.spi_device_flash_all.2410395540
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/33.spi_device_flash_and_tpm.764267179
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/33.spi_device_flash_and_tpm_min_idle.218964862
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/33.spi_device_flash_mode.3368642482
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/33.spi_device_flash_mode_ignore_cmds.1143606840
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/33.spi_device_intercept.3287047184
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/33.spi_device_mailbox.1191616517
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/33.spi_device_pass_addr_payload_swap.4120769874
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/33.spi_device_pass_cmd_filtering.3601591005
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/33.spi_device_read_buffer_direct.3722661156
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/33.spi_device_stress_all.3110779008
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/33.spi_device_tpm_all.909609097
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/33.spi_device_tpm_read_hw_reg.1086151527
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/33.spi_device_tpm_rw.2502302143
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/33.spi_device_tpm_sts_read.3772081417
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/33.spi_device_upload.2870370481
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/34.spi_device_alert_test.2702803245
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/34.spi_device_cfg_cmd.3924884460
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/34.spi_device_csb_read.2720275081
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/34.spi_device_flash_all.3129259600
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/34.spi_device_flash_and_tpm.660099625
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/34.spi_device_flash_and_tpm_min_idle.154386726
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/34.spi_device_flash_mode.1611096052
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/34.spi_device_flash_mode_ignore_cmds.350907355
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/34.spi_device_intercept.2401827227
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/34.spi_device_mailbox.1950656643
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/34.spi_device_pass_addr_payload_swap.3553882127
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/34.spi_device_pass_cmd_filtering.273924222
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/34.spi_device_read_buffer_direct.907464628
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/34.spi_device_stress_all.1096791433
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/34.spi_device_tpm_all.479270436
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/34.spi_device_tpm_read_hw_reg.3516405615
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/34.spi_device_tpm_rw.836003437
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/34.spi_device_tpm_sts_read.548350381
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/34.spi_device_upload.1148737751
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/35.spi_device_alert_test.2348448737
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/35.spi_device_cfg_cmd.3763497961
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/35.spi_device_csb_read.3734402203
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/35.spi_device_flash_all.3796501196
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/35.spi_device_flash_and_tpm.3088783789
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/35.spi_device_flash_and_tpm_min_idle.3897986719
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/35.spi_device_flash_mode.1213697928
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/35.spi_device_flash_mode_ignore_cmds.2441773963
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/35.spi_device_intercept.1907705056
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/35.spi_device_mailbox.1428713441
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/35.spi_device_pass_addr_payload_swap.1942809828
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/35.spi_device_pass_cmd_filtering.2043951521
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/35.spi_device_read_buffer_direct.3796996488
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/35.spi_device_stress_all.1965015175
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/35.spi_device_tpm_all.977032228
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/35.spi_device_tpm_read_hw_reg.4294136561
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/35.spi_device_tpm_rw.262488060
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/35.spi_device_tpm_sts_read.2467430232
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/35.spi_device_upload.3575197555
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/36.spi_device_alert_test.434570777
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/36.spi_device_cfg_cmd.2151465186
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/36.spi_device_csb_read.1914945990
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/36.spi_device_flash_all.3279170244
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/36.spi_device_flash_and_tpm.3413923183
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/36.spi_device_flash_and_tpm_min_idle.2353216809
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/36.spi_device_flash_mode.3927878227
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/36.spi_device_flash_mode_ignore_cmds.115578551
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/36.spi_device_intercept.1411657519
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/36.spi_device_mailbox.752475225
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/36.spi_device_pass_addr_payload_swap.3427096217
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/36.spi_device_pass_cmd_filtering.2344488287
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/36.spi_device_read_buffer_direct.8358094
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/36.spi_device_stress_all.1947740469
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/36.spi_device_tpm_all.1997474791
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/36.spi_device_tpm_read_hw_reg.1935768113
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/36.spi_device_tpm_rw.2443647423
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/36.spi_device_tpm_sts_read.3565184642
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/36.spi_device_upload.1549323051
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/37.spi_device_alert_test.875390586
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/37.spi_device_cfg_cmd.1710541855
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/37.spi_device_csb_read.1592011330
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/37.spi_device_flash_all.3370254984
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/37.spi_device_flash_and_tpm.162674151
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/37.spi_device_flash_and_tpm_min_idle.3914922788
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/37.spi_device_flash_mode.252919410
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/37.spi_device_flash_mode_ignore_cmds.1052440903
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/37.spi_device_intercept.2741417804
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/37.spi_device_mailbox.944633536
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/37.spi_device_pass_addr_payload_swap.2917361506
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/37.spi_device_pass_cmd_filtering.768764688
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/37.spi_device_read_buffer_direct.1563666234
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/37.spi_device_stress_all.256171302
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/37.spi_device_tpm_all.4066086197
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/37.spi_device_tpm_read_hw_reg.2083394550
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/37.spi_device_tpm_rw.426074138
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/37.spi_device_tpm_sts_read.4172175406
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/37.spi_device_upload.452687009
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/38.spi_device_alert_test.959200616
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/38.spi_device_cfg_cmd.1628619973
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/38.spi_device_csb_read.1947849634
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/38.spi_device_flash_all.2782252932
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/38.spi_device_flash_and_tpm.2747279956
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/38.spi_device_flash_and_tpm_min_idle.967415898
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/38.spi_device_flash_mode.1128717132
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/38.spi_device_flash_mode_ignore_cmds.473546725
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/38.spi_device_intercept.1612923863
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/38.spi_device_mailbox.2675703163
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/38.spi_device_pass_addr_payload_swap.650680477
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/38.spi_device_pass_cmd_filtering.1097610247
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/38.spi_device_read_buffer_direct.582108296
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/38.spi_device_stress_all.2781209497
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/38.spi_device_tpm_all.3895725957
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/38.spi_device_tpm_read_hw_reg.2202055289
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/38.spi_device_tpm_rw.211750728
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/38.spi_device_tpm_sts_read.2475465328
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/38.spi_device_upload.3886135702
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/39.spi_device_alert_test.2273499743
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/39.spi_device_cfg_cmd.1352129818
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/39.spi_device_csb_read.4244493076
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/39.spi_device_flash_all.3271709395
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/39.spi_device_flash_and_tpm.120665582
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/39.spi_device_flash_and_tpm_min_idle.3051702566
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/39.spi_device_flash_mode.3962721758
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/39.spi_device_flash_mode_ignore_cmds.2562634225
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/39.spi_device_intercept.1086250897
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/39.spi_device_mailbox.2842793258
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/39.spi_device_pass_addr_payload_swap.1215797418
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/39.spi_device_pass_cmd_filtering.1537469866
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/39.spi_device_read_buffer_direct.2467236356
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/39.spi_device_stress_all.2137605003
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/39.spi_device_tpm_all.2918397217
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/39.spi_device_tpm_read_hw_reg.1177206887
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/39.spi_device_tpm_rw.3301979354
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/39.spi_device_tpm_sts_read.2566829536
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/39.spi_device_upload.1935455124
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_alert_test.3219788478
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_cfg_cmd.4224408029
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_csb_read.260245507
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_flash_all.3990125013
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_flash_and_tpm_min_idle.4107934510
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_flash_mode.2744649618
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_flash_mode_ignore_cmds.3509876241
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_intercept.1554387894
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_mailbox.3619501983
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_mem_parity.1773355494
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_pass_addr_payload_swap.227983623
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_pass_cmd_filtering.3085660928
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_read_buffer_direct.750656571
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_sec_cm.3737473427
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_tpm_all.1492331080
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_tpm_read_hw_reg.2295345041
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_tpm_rw.3465502811
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_tpm_sts_read.706977335
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_upload.3028371486
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/40.spi_device_alert_test.98272605
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/40.spi_device_cfg_cmd.1164831307
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/40.spi_device_csb_read.3636192210
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/40.spi_device_flash_all.3056053258
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/40.spi_device_flash_and_tpm.3532064627
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/40.spi_device_flash_and_tpm_min_idle.1811617855
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/40.spi_device_flash_mode.1106177977
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/40.spi_device_intercept.1477105264
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/40.spi_device_mailbox.3542178834
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/40.spi_device_pass_addr_payload_swap.873556470
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/40.spi_device_pass_cmd_filtering.2131050737
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/40.spi_device_read_buffer_direct.1088058984
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/40.spi_device_stress_all.1607012618
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/40.spi_device_tpm_all.839737446
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/40.spi_device_tpm_read_hw_reg.4206635955
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/40.spi_device_tpm_rw.1829301540
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/40.spi_device_tpm_sts_read.3426519379
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/40.spi_device_upload.3800015961
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/41.spi_device_alert_test.229116187
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/41.spi_device_cfg_cmd.2903411363
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/41.spi_device_csb_read.2986578766
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/41.spi_device_flash_all.2780770304
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/41.spi_device_flash_and_tpm.1599119137
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/41.spi_device_flash_and_tpm_min_idle.770293003
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/41.spi_device_flash_mode.2986426641
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/41.spi_device_flash_mode_ignore_cmds.2112599590
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/41.spi_device_intercept.732826388
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/41.spi_device_mailbox.256319019
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/41.spi_device_pass_addr_payload_swap.276727443
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/41.spi_device_pass_cmd_filtering.240675826
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/41.spi_device_read_buffer_direct.2347498135
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/41.spi_device_stress_all.4117616412
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/41.spi_device_tpm_all.3426894106
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/41.spi_device_tpm_read_hw_reg.2715298047
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/41.spi_device_tpm_rw.3787569344
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/41.spi_device_tpm_sts_read.838171880
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/41.spi_device_upload.2544716437
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/42.spi_device_alert_test.1236164735
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/42.spi_device_cfg_cmd.2855661485
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/42.spi_device_csb_read.3527256596
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/42.spi_device_flash_all.1185522678
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/42.spi_device_flash_and_tpm.1721723470
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/42.spi_device_flash_and_tpm_min_idle.85468074
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/42.spi_device_flash_mode.3428310487
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/42.spi_device_flash_mode_ignore_cmds.2689731942
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/42.spi_device_intercept.1598645857
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/42.spi_device_mailbox.2709236612
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/42.spi_device_pass_addr_payload_swap.1070177601
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/42.spi_device_pass_cmd_filtering.221616040
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/42.spi_device_read_buffer_direct.2785572195
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/42.spi_device_stress_all.2499037975
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/42.spi_device_tpm_all.99240163
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/42.spi_device_tpm_read_hw_reg.1688951325
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/42.spi_device_tpm_rw.1387540336
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/42.spi_device_tpm_sts_read.3517091979
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/42.spi_device_upload.1721463433
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/43.spi_device_alert_test.4224889972
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/43.spi_device_cfg_cmd.1427243890
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/43.spi_device_csb_read.2906588922
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/43.spi_device_flash_all.1973751940
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/43.spi_device_flash_and_tpm.867209953
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/43.spi_device_flash_and_tpm_min_idle.3701652681
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/43.spi_device_flash_mode.1930677173
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/43.spi_device_flash_mode_ignore_cmds.2899331484
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/43.spi_device_intercept.3441419904
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/43.spi_device_mailbox.1876923669
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/43.spi_device_pass_addr_payload_swap.3099915730
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/43.spi_device_pass_cmd_filtering.3582770746
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/43.spi_device_read_buffer_direct.2098185945
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/43.spi_device_stress_all.4105576806
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/43.spi_device_tpm_all.745436382
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/43.spi_device_tpm_read_hw_reg.1087520176
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/43.spi_device_tpm_rw.752849712
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/43.spi_device_tpm_sts_read.3762376222
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/43.spi_device_upload.2478490099
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/44.spi_device_alert_test.3449362573
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/44.spi_device_cfg_cmd.3788030490
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/44.spi_device_csb_read.1842362494
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/44.spi_device_flash_all.417202992
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/44.spi_device_flash_and_tpm.1153021089
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/44.spi_device_flash_and_tpm_min_idle.592043902
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/44.spi_device_flash_mode.987528489
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/44.spi_device_flash_mode_ignore_cmds.2388062434
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/44.spi_device_intercept.1162648416
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/44.spi_device_mailbox.1240773478
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/44.spi_device_pass_addr_payload_swap.38233778
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/44.spi_device_pass_cmd_filtering.3326523456
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/44.spi_device_read_buffer_direct.3769477094
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/44.spi_device_stress_all.420006908
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/44.spi_device_tpm_all.1845646430
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/44.spi_device_tpm_read_hw_reg.1316229358
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/44.spi_device_tpm_rw.3007365866
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/44.spi_device_tpm_sts_read.3245166822
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/44.spi_device_upload.3757559731
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/45.spi_device_alert_test.1339408755
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/45.spi_device_cfg_cmd.1780647749
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/45.spi_device_csb_read.1339737752
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/45.spi_device_flash_all.3022052361
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/45.spi_device_flash_and_tpm.1543292737
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/45.spi_device_flash_and_tpm_min_idle.889057816
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/45.spi_device_flash_mode.614859688
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/45.spi_device_flash_mode_ignore_cmds.4156359299
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/45.spi_device_intercept.3565493578
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/45.spi_device_mailbox.3666787679
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/45.spi_device_pass_addr_payload_swap.428866518
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/45.spi_device_pass_cmd_filtering.3041382155
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/45.spi_device_read_buffer_direct.2230450284
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/45.spi_device_stress_all.3820535681
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/45.spi_device_tpm_all.1618686781
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/45.spi_device_tpm_read_hw_reg.3104579949
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/45.spi_device_tpm_rw.1614751729
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/45.spi_device_tpm_sts_read.1828314443
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/45.spi_device_upload.3478514529
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/46.spi_device_alert_test.3798144165
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/46.spi_device_cfg_cmd.2321804973
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/46.spi_device_csb_read.2004369264
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/46.spi_device_flash_all.2450481688
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/46.spi_device_flash_and_tpm.3583556818
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/46.spi_device_flash_and_tpm_min_idle.1983087004
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/46.spi_device_flash_mode.1854035344
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/46.spi_device_flash_mode_ignore_cmds.3413250470
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/46.spi_device_intercept.2932142643
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/46.spi_device_mailbox.696684068
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/46.spi_device_pass_addr_payload_swap.951887599
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/46.spi_device_pass_cmd_filtering.1293751315
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/46.spi_device_read_buffer_direct.950206905
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/46.spi_device_stress_all.1574936361
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/46.spi_device_tpm_all.2660412112
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/46.spi_device_tpm_read_hw_reg.1288303318
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/46.spi_device_tpm_rw.1063737979
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/46.spi_device_tpm_sts_read.4060654357
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/46.spi_device_upload.2431539033
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/47.spi_device_alert_test.51640095
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/47.spi_device_cfg_cmd.2723568599
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/47.spi_device_csb_read.2695838421
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/47.spi_device_flash_all.3535993565
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/47.spi_device_flash_and_tpm.3417909808
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/47.spi_device_flash_and_tpm_min_idle.2916931400
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/47.spi_device_flash_mode.3928959737
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/47.spi_device_flash_mode_ignore_cmds.2907589949
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/47.spi_device_intercept.3805881720
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/47.spi_device_mailbox.270201013
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/47.spi_device_pass_addr_payload_swap.2647932216
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/47.spi_device_pass_cmd_filtering.931848154
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/47.spi_device_read_buffer_direct.2235682892
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/47.spi_device_stress_all.1765910393
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/47.spi_device_tpm_all.1746738152
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/47.spi_device_tpm_read_hw_reg.491443525
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/47.spi_device_tpm_rw.694482766
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/47.spi_device_tpm_sts_read.199773414
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/47.spi_device_upload.2715584921
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/48.spi_device_alert_test.1314998139
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/48.spi_device_cfg_cmd.2731358863
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/48.spi_device_csb_read.1227575398
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/48.spi_device_flash_all.4092255963
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/48.spi_device_flash_and_tpm.2079133966
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/48.spi_device_flash_and_tpm_min_idle.2704269654
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/48.spi_device_flash_mode.1589269614
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/48.spi_device_flash_mode_ignore_cmds.3691406683
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/48.spi_device_intercept.2271776212
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/48.spi_device_mailbox.481684567
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/48.spi_device_pass_addr_payload_swap.2933582107
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/48.spi_device_pass_cmd_filtering.458708073
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/48.spi_device_read_buffer_direct.1042016875
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/48.spi_device_stress_all.1650128291
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/48.spi_device_tpm_all.2738345216
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/48.spi_device_tpm_read_hw_reg.3106062662
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/48.spi_device_tpm_rw.494101106
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/48.spi_device_tpm_sts_read.1897472843
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/48.spi_device_upload.776379435
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/49.spi_device_alert_test.74698736
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/49.spi_device_cfg_cmd.1208755852
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/49.spi_device_csb_read.4219858101
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/49.spi_device_flash_all.483876246
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/49.spi_device_flash_and_tpm.1254491641
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/49.spi_device_flash_and_tpm_min_idle.3381962329
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/49.spi_device_flash_mode.2081464553
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/49.spi_device_flash_mode_ignore_cmds.1407211543
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/49.spi_device_intercept.4025578041
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/49.spi_device_mailbox.1993686261
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/49.spi_device_pass_addr_payload_swap.1036162910
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/49.spi_device_pass_cmd_filtering.2966729833
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/49.spi_device_read_buffer_direct.2760128812
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/49.spi_device_stress_all.3737089440
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/49.spi_device_tpm_all.1355028033
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/49.spi_device_tpm_read_hw_reg.3302442211
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/49.spi_device_tpm_rw.3760734463
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/49.spi_device_tpm_sts_read.2025360642
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/49.spi_device_upload.3704072758
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_alert_test.2354743570
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_cfg_cmd.2941491531
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_csb_read.116613455
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_flash_all.615804581
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_flash_and_tpm_min_idle.1528873377
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_flash_mode.2947265046
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_flash_mode_ignore_cmds.4118188583
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_mailbox.381391244
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_mem_parity.1816394989
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_pass_addr_payload_swap.2923380370
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_pass_cmd_filtering.1011434076
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_read_buffer_direct.1252422187
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_tpm_all.1866068886
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_tpm_read_hw_reg.3332413490
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_tpm_rw.4246469256
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_tpm_sts_read.4073135032
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_upload.805492020
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_alert_test.2521690127
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_cfg_cmd.3871281411
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_csb_read.3072270196
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_all.4239946502
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_mode.3353834385
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_mode_ignore_cmds.3085438926
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_intercept.2964814821
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_mailbox.3692392720
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_mem_parity.3302879217
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_pass_addr_payload_swap.1060358252
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_pass_cmd_filtering.1729600328
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_read_buffer_direct.2756041999
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_stress_all.1348892960
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_tpm_all.270612100
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_tpm_read_hw_reg.2045719599
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_tpm_rw.705183278
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_tpm_sts_read.1658980594
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_upload.1383112668
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_alert_test.456071220
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_cfg_cmd.2531802305
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_csb_read.2239131721
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_flash_all.2130485117
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_flash_and_tpm.686517927
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_flash_and_tpm_min_idle.286051068
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_flash_mode.2756282486
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_flash_mode_ignore_cmds.7721669
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_intercept.2072758620
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_mailbox.2323205457
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_mem_parity.1602742029
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_pass_addr_payload_swap.591324246
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_pass_cmd_filtering.2081207442
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_read_buffer_direct.275521258
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_tpm_all.2218978258
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_tpm_read_hw_reg.2795368405
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_tpm_rw.3319339031
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_tpm_sts_read.4228860372
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_upload.3136763880
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_alert_test.2186512498
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_cfg_cmd.4158598810
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_csb_read.1043151324
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_flash_all.2621119636
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_flash_and_tpm.270429901
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_flash_and_tpm_min_idle.1156801226
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_flash_mode.2356833931
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_flash_mode_ignore_cmds.964684506
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_intercept.177470302
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_mailbox.3979911946
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_mem_parity.4261678707
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_pass_addr_payload_swap.2501262022
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_pass_cmd_filtering.2995751647
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_read_buffer_direct.441161820
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_stress_all.2497879270
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_tpm_all.3015288522
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_tpm_read_hw_reg.3806812865
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_tpm_rw.3801684266
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_tpm_sts_read.3585912884
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_upload.2471050671
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_alert_test.1158041450
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_cfg_cmd.4278795964
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_csb_read.994525
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_flash_all.3770196532
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_flash_and_tpm.2288670888
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_flash_mode.4129541800
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_flash_mode_ignore_cmds.647047342
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_intercept.1547939919
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_mailbox.4292988304
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_mem_parity.4264771046
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_pass_addr_payload_swap.1688214299
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_pass_cmd_filtering.849518628
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_read_buffer_direct.3134432022
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_stress_all.2535748436
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_tpm_all.560935577
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_tpm_read_hw_reg.2047704222
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_tpm_rw.3971267105
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_tpm_sts_read.1071672747
/workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_upload.1903576368



Total test records in report: 1130
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html
TEST NOTEST LOCATIONTEST NAMESTATUSSTARTEDFINISHEDSIMULATION TIME
T1 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_csb_read.1733258705 Oct 15 12:27:49 PM UTC 24 Oct 15 12:27:52 PM UTC 24 23473674 ps
T2 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_ram_cfg.3120411050 Oct 15 12:27:49 PM UTC 24 Oct 15 12:27:52 PM UTC 24 15966840 ps
T3 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_tpm_sts_read.560143950 Oct 15 12:27:49 PM UTC 24 Oct 15 12:27:52 PM UTC 24 313993602 ps
T4 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_mem_parity.1785978364 Oct 15 12:27:49 PM UTC 24 Oct 15 12:27:52 PM UTC 24 27704554 ps
T5 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_tpm_rw.3688913255 Oct 15 12:27:50 PM UTC 24 Oct 15 12:27:53 PM UTC 24 21698274 ps
T6 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_upload.2315542881 Oct 15 12:27:51 PM UTC 24 Oct 15 12:27:56 PM UTC 24 297305479 ps
T7 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_alert_test.3954347743 Oct 15 12:27:54 PM UTC 24 Oct 15 12:27:56 PM UTC 24 42792854 ps
T8 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_sec_cm.3419062740 Oct 15 12:27:54 PM UTC 24 Oct 15 12:27:56 PM UTC 24 41607171 ps
T9 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_cfg_cmd.2892528515 Oct 15 12:27:51 PM UTC 24 Oct 15 12:27:57 PM UTC 24 452550423 ps
T10 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_pass_addr_payload_swap.1944098221 Oct 15 12:27:51 PM UTC 24 Oct 15 12:27:58 PM UTC 24 8628243408 ps
T11 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_csb_read.2089120797 Oct 15 12:27:57 PM UTC 24 Oct 15 12:27:59 PM UTC 24 18309182 ps
T25 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_mem_parity.147338493 Oct 15 12:27:57 PM UTC 24 Oct 15 12:27:59 PM UTC 24 96814890 ps
T12 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_read_buffer_direct.2933425232 Oct 15 12:27:52 PM UTC 24 Oct 15 12:28:00 PM UTC 24 232600046 ps
T38 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_tpm_sts_read.1185882538 Oct 15 12:27:58 PM UTC 24 Oct 15 12:28:00 PM UTC 24 11779386 ps
T13 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_tpm_read_hw_reg.867659952 Oct 15 12:27:57 PM UTC 24 Oct 15 12:28:01 PM UTC 24 128300833 ps
T14 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_tpm_rw.263389916 Oct 15 12:28:00 PM UTC 24 Oct 15 12:28:02 PM UTC 24 269094544 ps
T15 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_mode.3630126452 Oct 15 12:27:51 PM UTC 24 Oct 15 12:28:03 PM UTC 24 1103532083 ps
T16 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_intercept.3644886008 Oct 15 12:27:51 PM UTC 24 Oct 15 12:28:05 PM UTC 24 2146475504 ps
T72 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_pass_cmd_filtering.1579038301 Oct 15 12:28:00 PM UTC 24 Oct 15 12:28:05 PM UTC 24 208115716 ps
T17 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_pass_cmd_filtering.4200655194 Oct 15 12:27:51 PM UTC 24 Oct 15 12:28:05 PM UTC 24 1168180097 ps
T26 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_tpm_read_hw_reg.3977282607 Oct 15 12:27:49 PM UTC 24 Oct 15 12:28:06 PM UTC 24 3061027114 ps
T18 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_pass_addr_payload_swap.891283323 Oct 15 12:28:00 PM UTC 24 Oct 15 12:28:07 PM UTC 24 645054359 ps
T19 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_cfg_cmd.857877928 Oct 15 12:28:04 PM UTC 24 Oct 15 12:28:10 PM UTC 24 611681534 ps
T20 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_upload.1584479325 Oct 15 12:28:04 PM UTC 24 Oct 15 12:28:14 PM UTC 24 430159793 ps
T39 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_intercept.1775706249 Oct 15 12:28:01 PM UTC 24 Oct 15 12:28:15 PM UTC 24 2205398977 ps
T40 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_flash_mode.2524176009 Oct 15 12:28:06 PM UTC 24 Oct 15 12:28:16 PM UTC 24 711849609 ps
T21 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_sec_cm.4291026248 Oct 15 12:28:14 PM UTC 24 Oct 15 12:28:17 PM UTC 24 148362987 ps
T93 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_alert_test.3991129163 Oct 15 12:28:15 PM UTC 24 Oct 15 12:28:17 PM UTC 24 23748905 ps
T27 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_csb_read.2193729811 Oct 15 12:28:16 PM UTC 24 Oct 15 12:28:19 PM UTC 24 84790205 ps
T46 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_read_buffer_direct.2931172113 Oct 15 12:28:06 PM UTC 24 Oct 15 12:28:20 PM UTC 24 4278406410 ps
T44 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_mem_parity.610735545 Oct 15 12:28:19 PM UTC 24 Oct 15 12:28:21 PM UTC 24 35266864 ps
T28 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_tpm_sts_read.2289971671 Oct 15 12:28:21 PM UTC 24 Oct 15 12:28:23 PM UTC 24 33231385 ps
T55 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_all.4055339372 Oct 15 12:27:52 PM UTC 24 Oct 15 12:28:24 PM UTC 24 11983880457 ps
T29 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_tpm_rw.1379983380 Oct 15 12:28:22 PM UTC 24 Oct 15 12:28:25 PM UTC 24 37026130 ps
T88 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_mailbox.369071340 Oct 15 12:28:02 PM UTC 24 Oct 15 12:28:25 PM UTC 24 3864692520 ps
T64 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_pass_cmd_filtering.1438334698 Oct 15 12:28:24 PM UTC 24 Oct 15 12:28:30 PM UTC 24 242010629 ps
T22 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_stress_all.1616095665 Oct 15 12:28:13 PM UTC 24 Oct 15 12:28:31 PM UTC 24 5720303348 ps
T30 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_tpm_all.4132849831 Oct 15 12:28:20 PM UTC 24 Oct 15 12:28:31 PM UTC 24 612913111 ps
T31 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_tpm_read_hw_reg.3545677186 Oct 15 12:28:19 PM UTC 24 Oct 15 12:28:33 PM UTC 24 3080621086 ps
T56 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_pass_addr_payload_swap.3219004228 Oct 15 12:28:25 PM UTC 24 Oct 15 12:28:34 PM UTC 24 286645386 ps
T32 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_tpm_all.3147516282 Oct 15 12:27:58 PM UTC 24 Oct 15 12:28:37 PM UTC 24 2779660869 ps
T103 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_cfg_cmd.3100354086 Oct 15 12:28:31 PM UTC 24 Oct 15 12:28:37 PM UTC 24 147919976 ps
T47 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_read_buffer_direct.2519713505 Oct 15 12:28:35 PM UTC 24 Oct 15 12:28:42 PM UTC 24 154296547 ps
T45 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_tpm_all.2302922800 Oct 15 12:27:49 PM UTC 24 Oct 15 12:28:43 PM UTC 24 7521846541 ps
T53 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_mode.207301345 Oct 15 12:28:33 PM UTC 24 Oct 15 12:28:44 PM UTC 24 3144281572 ps
T23 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_stress_all.3213070227 Oct 15 12:28:44 PM UTC 24 Oct 15 12:28:47 PM UTC 24 39944505 ps
T60 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_upload.283938177 Oct 15 12:28:30 PM UTC 24 Oct 15 12:28:47 PM UTC 24 3516506989 ps
T24 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_sec_cm.2439607259 Oct 15 12:28:45 PM UTC 24 Oct 15 12:28:48 PM UTC 24 39593730 ps
T94 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_alert_test.2023606469 Oct 15 12:28:47 PM UTC 24 Oct 15 12:28:49 PM UTC 24 16179656 ps
T369 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_csb_read.2667768129 Oct 15 12:28:48 PM UTC 24 Oct 15 12:28:51 PM UTC 24 12196593 ps
T370 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_mem_parity.2523136513 Oct 15 12:28:48 PM UTC 24 Oct 15 12:28:51 PM UTC 24 227377082 ps
T106 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_intercept.2621391345 Oct 15 12:28:25 PM UTC 24 Oct 15 12:28:53 PM UTC 24 17739958842 ps
T105 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_tpm_sts_read.3629046609 Oct 15 12:28:52 PM UTC 24 Oct 15 12:28:54 PM UTC 24 43649646 ps
T183 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_pass_cmd_filtering.2249881128 Oct 15 12:28:54 PM UTC 24 Oct 15 12:28:59 PM UTC 24 225588696 ps
T70 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_tpm_rw.4000114596 Oct 15 12:28:52 PM UTC 24 Oct 15 12:28:59 PM UTC 24 105261588 ps
T91 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_intercept.3617560690 Oct 15 12:28:55 PM UTC 24 Oct 15 12:29:01 PM UTC 24 99571707 ps
T371 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_tpm_read_hw_reg.1318866837 Oct 15 12:28:49 PM UTC 24 Oct 15 12:29:01 PM UTC 24 755537342 ps
T92 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_cfg_cmd.3717307650 Oct 15 12:29:01 PM UTC 24 Oct 15 12:29:06 PM UTC 24 272374548 ps
T54 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_flash_mode.2877509171 Oct 15 12:29:02 PM UTC 24 Oct 15 12:29:10 PM UTC 24 153249461 ps
T65 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_upload.561194536 Oct 15 12:29:00 PM UTC 24 Oct 15 12:29:11 PM UTC 24 3112840938 ps
T50 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_and_tpm.531022117 Oct 15 12:27:53 PM UTC 24 Oct 15 12:29:14 PM UTC 24 22228754727 ps
T156 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_read_buffer_direct.4056478295 Oct 15 12:29:11 PM UTC 24 Oct 15 12:29:17 PM UTC 24 103184612 ps
T71 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_tpm_all.616464516 Oct 15 12:28:51 PM UTC 24 Oct 15 12:29:18 PM UTC 24 14041468105 ps
T61 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_pass_addr_payload_swap.1113219697 Oct 15 12:28:55 PM UTC 24 Oct 15 12:29:20 PM UTC 24 4299704730 ps
T33 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_stress_all.3167682111 Oct 15 12:29:19 PM UTC 24 Oct 15 12:29:22 PM UTC 24 184974445 ps
T34 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_sec_cm.3330312416 Oct 15 12:29:19 PM UTC 24 Oct 15 12:29:22 PM UTC 24 120334733 ps
T372 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_alert_test.649859865 Oct 15 12:29:21 PM UTC 24 Oct 15 12:29:23 PM UTC 24 12371360 ps
T373 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_csb_read.260245507 Oct 15 12:29:22 PM UTC 24 Oct 15 12:29:24 PM UTC 24 51508276 ps
T374 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_mem_parity.1773355494 Oct 15 12:29:23 PM UTC 24 Oct 15 12:29:26 PM UTC 24 117144691 ps
T375 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_tpm_all.1492331080 Oct 15 12:29:25 PM UTC 24 Oct 15 12:29:27 PM UTC 24 38199103 ps
T376 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_tpm_sts_read.706977335 Oct 15 12:29:27 PM UTC 24 Oct 15 12:29:29 PM UTC 24 19411141 ps
T89 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_tpm_rw.3465502811 Oct 15 12:29:29 PM UTC 24 Oct 15 12:29:32 PM UTC 24 385864721 ps
T110 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_pass_cmd_filtering.3085660928 Oct 15 12:29:30 PM UTC 24 Oct 15 12:29:35 PM UTC 24 126512217 ps
T377 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_pass_addr_payload_swap.227983623 Oct 15 12:29:33 PM UTC 24 Oct 15 12:29:37 PM UTC 24 247215375 ps
T378 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_tpm_read_hw_reg.2295345041 Oct 15 12:29:24 PM UTC 24 Oct 15 12:29:38 PM UTC 24 1425538581 ps
T175 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_mailbox.3297810991 Oct 15 12:28:59 PM UTC 24 Oct 15 12:29:41 PM UTC 24 8123127366 ps
T90 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_intercept.1554387894 Oct 15 12:29:36 PM UTC 24 Oct 15 12:29:43 PM UTC 24 916524249 ps
T379 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_mailbox.3619501983 Oct 15 12:29:37 PM UTC 24 Oct 15 12:29:43 PM UTC 24 1137459353 ps
T121 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_mailbox.2903688736 Oct 15 12:27:51 PM UTC 24 Oct 15 12:29:46 PM UTC 24 8520225095 ps
T232 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_cfg_cmd.4224408029 Oct 15 12:29:41 PM UTC 24 Oct 15 12:29:47 PM UTC 24 290112969 ps
T122 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_flash_mode.2744649618 Oct 15 12:29:44 PM UTC 24 Oct 15 12:29:53 PM UTC 24 177523044 ps
T57 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_upload.3028371486 Oct 15 12:29:39 PM UTC 24 Oct 15 12:29:53 PM UTC 24 2176816517 ps
T157 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_read_buffer_direct.750656571 Oct 15 12:29:46 PM UTC 24 Oct 15 12:29:54 PM UTC 24 169348656 ps
T35 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_sec_cm.3737473427 Oct 15 12:30:01 PM UTC 24 Oct 15 12:30:03 PM UTC 24 91934757 ps
T380 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_alert_test.3219788478 Oct 15 12:30:04 PM UTC 24 Oct 15 12:30:06 PM UTC 24 62188238 ps
T381 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_csb_read.116613455 Oct 15 12:30:07 PM UTC 24 Oct 15 12:30:09 PM UTC 24 17495853 ps
T62 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_and_tpm_min_idle.363790188 Oct 15 12:28:43 PM UTC 24 Oct 15 12:30:11 PM UTC 24 16335595995 ps
T382 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_mem_parity.1816394989 Oct 15 12:30:10 PM UTC 24 Oct 15 12:30:13 PM UTC 24 125346937 ps
T63 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_flash_and_tpm_min_idle.1786038184 Oct 15 12:28:10 PM UTC 24 Oct 15 12:30:13 PM UTC 24 9005586645 ps
T383 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_tpm_sts_read.4073135032 Oct 15 12:30:14 PM UTC 24 Oct 15 12:30:17 PM UTC 24 67818986 ps
T384 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_tpm_read_hw_reg.3332413490 Oct 15 12:30:12 PM UTC 24 Oct 15 12:30:20 PM UTC 24 1266432400 ps
T104 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_tpm_rw.4246469256 Oct 15 12:30:17 PM UTC 24 Oct 15 12:30:23 PM UTC 24 72101931 ps
T356 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_tpm_all.1866068886 Oct 15 12:30:13 PM UTC 24 Oct 15 12:30:24 PM UTC 24 6020730494 ps
T109 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_mailbox.471559481 Oct 15 12:28:26 PM UTC 24 Oct 15 12:30:25 PM UTC 24 51660433142 ps
T194 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_intercept.2209692402 Oct 15 12:30:25 PM UTC 24 Oct 15 12:30:29 PM UTC 24 163573936 ps
T246 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_pass_cmd_filtering.1011434076 Oct 15 12:30:21 PM UTC 24 Oct 15 12:30:29 PM UTC 24 685175004 ps
T51 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_and_tpm.1961547906 Oct 15 12:28:39 PM UTC 24 Oct 15 12:30:31 PM UTC 24 10628352401 ps
T52 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_flash_and_tpm_min_idle.631542848 Oct 15 12:29:15 PM UTC 24 Oct 15 12:30:35 PM UTC 24 19149125562 ps
T182 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_cfg_cmd.2941491531 Oct 15 12:30:30 PM UTC 24 Oct 15 12:30:35 PM UTC 24 221693147 ps
T212 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_upload.805492020 Oct 15 12:30:30 PM UTC 24 Oct 15 12:30:36 PM UTC 24 211511092 ps
T107 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_flash_mode.2947265046 Oct 15 12:30:32 PM UTC 24 Oct 15 12:30:40 PM UTC 24 337113562 ps
T66 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_pass_addr_payload_swap.2923380370 Oct 15 12:30:24 PM UTC 24 Oct 15 12:30:41 PM UTC 24 3991160994 ps
T67 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_flash_all.3493979486 Oct 15 12:28:07 PM UTC 24 Oct 15 12:30:43 PM UTC 24 36494538914 ps
T385 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_alert_test.2354743570 Oct 15 12:30:44 PM UTC 24 Oct 15 12:30:46 PM UTC 24 14703353 ps
T386 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_csb_read.3072270196 Oct 15 12:30:47 PM UTC 24 Oct 15 12:30:49 PM UTC 24 43995052 ps
T387 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_mem_parity.3302879217 Oct 15 12:30:50 PM UTC 24 Oct 15 12:30:52 PM UTC 24 93811888 ps
T191 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_mailbox.381391244 Oct 15 12:30:26 PM UTC 24 Oct 15 12:30:53 PM UTC 24 1064129022 ps
T158 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_read_buffer_direct.1252422187 Oct 15 12:30:36 PM UTC 24 Oct 15 12:30:59 PM UTC 24 5967792316 ps
T363 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_tpm_all.270612100 Oct 15 12:30:54 PM UTC 24 Oct 15 12:31:01 PM UTC 24 337440825 ps
T388 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_tpm_sts_read.1658980594 Oct 15 12:30:59 PM UTC 24 Oct 15 12:31:02 PM UTC 24 239477335 ps
T86 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_mode_ignore_cmds.3737211499 Oct 15 12:27:51 PM UTC 24 Oct 15 12:31:03 PM UTC 24 154084587234 ps
T366 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_tpm_rw.705183278 Oct 15 12:31:01 PM UTC 24 Oct 15 12:31:05 PM UTC 24 43034670 ps
T389 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_tpm_read_hw_reg.2045719599 Oct 15 12:30:53 PM UTC 24 Oct 15 12:31:05 PM UTC 24 9393067777 ps
T237 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_intercept.2964814821 Oct 15 12:31:06 PM UTC 24 Oct 15 12:31:10 PM UTC 24 128404145 ps
T58 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_pass_addr_payload_swap.1060358252 Oct 15 12:31:04 PM UTC 24 Oct 15 12:31:11 PM UTC 24 195444613 ps
T172 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_flash_and_tpm_min_idle.1528873377 Oct 15 12:30:42 PM UTC 24 Oct 15 12:31:12 PM UTC 24 1316663889 ps
T390 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_upload.1383112668 Oct 15 12:31:08 PM UTC 24 Oct 15 12:31:12 PM UTC 24 240118396 ps
T391 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_cfg_cmd.3871281411 Oct 15 12:31:10 PM UTC 24 Oct 15 12:31:13 PM UTC 24 65431936 ps
T87 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/3.spi_device_flash_all.2043603147 Oct 15 12:29:12 PM UTC 24 Oct 15 12:31:16 PM UTC 24 10678806582 ps
T392 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_mode.3353834385 Oct 15 12:31:12 PM UTC 24 Oct 15 12:31:18 PM UTC 24 113729339 ps
T159 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_read_buffer_direct.2756041999 Oct 15 12:31:13 PM UTC 24 Oct 15 12:31:20 PM UTC 24 307534059 ps
T393 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_alert_test.2521690127 Oct 15 12:31:23 PM UTC 24 Oct 15 12:31:25 PM UTC 24 16448229 ps
T394 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_csb_read.2239131721 Oct 15 12:31:24 PM UTC 24 Oct 15 12:31:26 PM UTC 24 15496458 ps
T395 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_mem_parity.1602742029 Oct 15 12:31:26 PM UTC 24 Oct 15 12:31:29 PM UTC 24 95681606 ps
T177 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_pass_cmd_filtering.1729600328 Oct 15 12:31:03 PM UTC 24 Oct 15 12:31:32 PM UTC 24 29518663261 ps
T396 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_tpm_read_hw_reg.2795368405 Oct 15 12:31:27 PM UTC 24 Oct 15 12:31:35 PM UTC 24 1151328783 ps
T397 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_tpm_sts_read.4228860372 Oct 15 12:31:33 PM UTC 24 Oct 15 12:31:36 PM UTC 24 160428868 ps
T209 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_mailbox.3692392720 Oct 15 12:31:06 PM UTC 24 Oct 15 12:31:38 PM UTC 24 13208498319 ps
T365 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_tpm_rw.3319339031 Oct 15 12:31:36 PM UTC 24 Oct 15 12:31:39 PM UTC 24 102954435 ps
T350 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_tpm_all.2218978258 Oct 15 12:31:29 PM UTC 24 Oct 15 12:31:39 PM UTC 24 423315958 ps
T235 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_intercept.2072758620 Oct 15 12:31:40 PM UTC 24 Oct 15 12:31:52 PM UTC 24 992630063 ps
T195 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_pass_cmd_filtering.2081207442 Oct 15 12:31:37 PM UTC 24 Oct 15 12:31:55 PM UTC 24 22723895800 ps
T59 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_pass_addr_payload_swap.591324246 Oct 15 12:31:39 PM UTC 24 Oct 15 12:31:58 PM UTC 24 3173405177 ps
T36 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_stress_all.2451184998 Oct 15 12:27:53 PM UTC 24 Oct 15 12:32:01 PM UTC 24 67738416353 ps
T398 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_cfg_cmd.2531802305 Oct 15 12:31:55 PM UTC 24 Oct 15 12:32:03 PM UTC 24 384335044 ps
T181 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_flash_all.615804581 Oct 15 12:30:36 PM UTC 24 Oct 15 12:32:05 PM UTC 24 16167865340 ps
T302 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_all.4239946502 Oct 15 12:31:14 PM UTC 24 Oct 15 12:32:08 PM UTC 24 6173619856 ps
T399 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_read_buffer_direct.275521258 Oct 15 12:32:04 PM UTC 24 Oct 15 12:32:11 PM UTC 24 454091215 ps
T111 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_mode_ignore_cmds.3085438926 Oct 15 12:31:12 PM UTC 24 Oct 15 12:32:11 PM UTC 24 7233242782 ps
T48 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/5.spi_device_flash_and_tpm.2531092830 Oct 15 12:30:41 PM UTC 24 Oct 15 12:32:12 PM UTC 24 27576986590 ps
T144 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_alert_test.456071220 Oct 15 12:32:13 PM UTC 24 Oct 15 12:32:15 PM UTC 24 40762154 ps
T145 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_csb_read.1043151324 Oct 15 12:32:16 PM UTC 24 Oct 15 12:32:18 PM UTC 24 46547264 ps
T146 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_upload.3136763880 Oct 15 12:31:53 PM UTC 24 Oct 15 12:32:18 PM UTC 24 13023612003 ps
T49 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_all.1126037731 Oct 15 12:28:38 PM UTC 24 Oct 15 12:32:21 PM UTC 24 27020389249 ps
T147 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_mem_parity.4261678707 Oct 15 12:32:19 PM UTC 24 Oct 15 12:32:22 PM UTC 24 29840209 ps
T148 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_tpm_sts_read.3585912884 Oct 15 12:32:22 PM UTC 24 Oct 15 12:32:25 PM UTC 24 49760516 ps
T37 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_stress_all.1348892960 Oct 15 12:31:21 PM UTC 24 Oct 15 12:32:26 PM UTC 24 27666958702 ps
T149 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_tpm_rw.3801684266 Oct 15 12:32:25 PM UTC 24 Oct 15 12:32:29 PM UTC 24 94943420 ps
T150 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_flash_and_tpm_min_idle.4107934510 Oct 15 12:29:54 PM UTC 24 Oct 15 12:32:30 PM UTC 24 11630738766 ps
T400 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_tpm_read_hw_reg.3806812865 Oct 15 12:32:19 PM UTC 24 Oct 15 12:32:32 PM UTC 24 1351098952 ps
T344 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_flash_mode.2756282486 Oct 15 12:31:59 PM UTC 24 Oct 15 12:32:35 PM UTC 24 1724704308 ps
T242 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_cfg_cmd.4158598810 Oct 15 12:32:36 PM UTC 24 Oct 15 12:32:42 PM UTC 24 173653141 ps
T204 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_intercept.177470302 Oct 15 12:32:31 PM UTC 24 Oct 15 12:32:42 PM UTC 24 4113463163 ps
T189 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_pass_addr_payload_swap.2501262022 Oct 15 12:32:30 PM UTC 24 Oct 15 12:32:43 PM UTC 24 647134396 ps
T199 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_pass_cmd_filtering.2995751647 Oct 15 12:32:26 PM UTC 24 Oct 15 12:32:48 PM UTC 24 9483362171 ps
T401 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_flash_all.2621119636 Oct 15 12:32:48 PM UTC 24 Oct 15 12:32:50 PM UTC 24 15468429 ps
T357 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_tpm_all.3015288522 Oct 15 12:32:21 PM UTC 24 Oct 15 12:32:55 PM UTC 24 1349146157 ps
T239 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_upload.2471050671 Oct 15 12:32:36 PM UTC 24 Oct 15 12:32:58 PM UTC 24 14810600409 ps
T244 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_mailbox.2323205457 Oct 15 12:31:41 PM UTC 24 Oct 15 12:33:04 PM UTC 24 13214197112 ps
T402 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_alert_test.2186512498 Oct 15 12:33:05 PM UTC 24 Oct 15 12:33:07 PM UTC 24 16809034 ps
T403 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_read_buffer_direct.441161820 Oct 15 12:32:43 PM UTC 24 Oct 15 12:33:09 PM UTC 24 10770020726 ps
T404 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_csb_read.994525 Oct 15 12:33:08 PM UTC 24 Oct 15 12:33:10 PM UTC 24 150547054 ps
T301 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_flash_and_tpm.686517927 Oct 15 12:32:09 PM UTC 24 Oct 15 12:33:10 PM UTC 24 14963617895 ps
T405 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_mem_parity.4264771046 Oct 15 12:33:09 PM UTC 24 Oct 15 12:33:12 PM UTC 24 83893186 ps
T406 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_tpm_sts_read.1071672747 Oct 15 12:33:11 PM UTC 24 Oct 15 12:33:14 PM UTC 24 77334282 ps
T358 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_tpm_rw.3971267105 Oct 15 12:33:12 PM UTC 24 Oct 15 12:33:15 PM UTC 24 22400453 ps
T173 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_stress_all.2497879270 Oct 15 12:32:59 PM UTC 24 Oct 15 12:33:19 PM UTC 24 3631386545 ps
T95 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_flash_and_tpm.3995370254 Oct 15 12:29:54 PM UTC 24 Oct 15 12:33:26 PM UTC 24 17496567313 ps
T96 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_and_tpm.1732197307 Oct 15 12:31:17 PM UTC 24 Oct 15 12:33:27 PM UTC 24 17723834126 ps
T407 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_upload.1903576368 Oct 15 12:33:28 PM UTC 24 Oct 15 12:33:32 PM UTC 24 32289833 ps
T178 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_and_tpm_min_idle.2476926945 Oct 15 12:27:53 PM UTC 24 Oct 15 12:33:33 PM UTC 24 27108038832 ps
T311 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_flash_and_tpm.270429901 Oct 15 12:32:51 PM UTC 24 Oct 15 12:33:34 PM UTC 24 6472722746 ps
T320 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_flash_mode.2356833931 Oct 15 12:32:43 PM UTC 24 Oct 15 12:33:34 PM UTC 24 27724948666 ps
T224 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_mailbox.4292988304 Oct 15 12:33:27 PM UTC 24 Oct 15 12:33:35 PM UTC 24 2415958568 ps
T408 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_tpm_read_hw_reg.2047704222 Oct 15 12:33:11 PM UTC 24 Oct 15 12:33:36 PM UTC 24 3477989957 ps
T333 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_pass_cmd_filtering.849518628 Oct 15 12:33:14 PM UTC 24 Oct 15 12:33:37 PM UTC 24 53178552330 ps
T409 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_flash_mode_ignore_cmds.647047342 Oct 15 12:33:35 PM UTC 24 Oct 15 12:33:38 PM UTC 24 37733929 ps
T174 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_stress_all.2535748436 Oct 15 12:33:39 PM UTC 24 Oct 15 12:33:42 PM UTC 24 119383036 ps
T345 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_flash_mode.4129541800 Oct 15 12:33:34 PM UTC 24 Oct 15 12:33:43 PM UTC 24 606488991 ps
T410 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_read_buffer_direct.3134432022 Oct 15 12:33:35 PM UTC 24 Oct 15 12:33:43 PM UTC 24 5992914801 ps
T210 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_intercept.1547939919 Oct 15 12:33:20 PM UTC 24 Oct 15 12:33:44 PM UTC 24 3202636907 ps
T411 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_alert_test.1158041450 Oct 15 12:33:43 PM UTC 24 Oct 15 12:33:45 PM UTC 24 41903679 ps
T412 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_csb_read.3218147506 Oct 15 12:33:44 PM UTC 24 Oct 15 12:33:46 PM UTC 24 56751939 ps
T413 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_mem_parity.2594709744 Oct 15 12:33:44 PM UTC 24 Oct 15 12:33:47 PM UTC 24 42272764 ps
T233 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_cfg_cmd.4278795964 Oct 15 12:33:32 PM UTC 24 Oct 15 12:33:50 PM UTC 24 1105118411 ps
T414 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_tpm_rw.692854688 Oct 15 12:33:48 PM UTC 24 Oct 15 12:33:50 PM UTC 24 13173263 ps
T415 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_tpm_sts_read.1210191730 Oct 15 12:33:48 PM UTC 24 Oct 15 12:33:50 PM UTC 24 36475058 ps
T416 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_intercept.548235107 Oct 15 12:33:51 PM UTC 24 Oct 15 12:33:55 PM UTC 24 106985312 ps
T351 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_tpm_all.560935577 Oct 15 12:33:11 PM UTC 24 Oct 15 12:33:55 PM UTC 24 7613270682 ps
T417 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_pass_addr_payload_swap.559816037 Oct 15 12:33:51 PM UTC 24 Oct 15 12:33:55 PM UTC 24 83909740 ps
T68 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_pass_addr_payload_swap.1688214299 Oct 15 12:33:16 PM UTC 24 Oct 15 12:33:56 PM UTC 24 12165572528 ps
T112 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_flash_mode_ignore_cmds.964684506 Oct 15 12:32:43 PM UTC 24 Oct 15 12:33:59 PM UTC 24 7086837487 ps
T418 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_cfg_cmd.756785498 Oct 15 12:33:56 PM UTC 24 Oct 15 12:34:00 PM UTC 24 31917190 ps
T205 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_upload.2017972069 Oct 15 12:33:56 PM UTC 24 Oct 15 12:34:07 PM UTC 24 324374983 ps
T419 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_read_buffer_direct.3807284734 Oct 15 12:34:02 PM UTC 24 Oct 15 12:34:08 PM UTC 24 87529117 ps
T298 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_pass_cmd_filtering.4172688707 Oct 15 12:33:51 PM UTC 24 Oct 15 12:34:08 PM UTC 24 3093533961 ps
T420 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_flash_all.1385608383 Oct 15 12:34:08 PM UTC 24 Oct 15 12:34:10 PM UTC 24 16597184 ps
T69 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/4.spi_device_stress_all.3555516657 Oct 15 12:29:55 PM UTC 24 Oct 15 12:34:13 PM UTC 24 29630176478 ps
T421 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_tpm_read_hw_reg.2137201899 Oct 15 12:33:45 PM UTC 24 Oct 15 12:34:13 PM UTC 24 5649311550 ps
T355 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_tpm_all.3765055951 Oct 15 12:33:46 PM UTC 24 Oct 15 12:34:15 PM UTC 24 1708374601 ps
T176 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_flash_all.2130485117 Oct 15 12:32:06 PM UTC 24 Oct 15 12:34:15 PM UTC 24 38442330229 ps
T422 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_csb_read.1076344622 Oct 15 12:34:15 PM UTC 24 Oct 15 12:34:17 PM UTC 24 26466176 ps
T423 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_alert_test.2842527181 Oct 15 12:34:14 PM UTC 24 Oct 15 12:34:17 PM UTC 24 38401207 ps
T424 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_mem_parity.331541227 Oct 15 12:34:16 PM UTC 24 Oct 15 12:34:18 PM UTC 24 63134936 ps
T425 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_tpm_sts_read.3741640823 Oct 15 12:34:18 PM UTC 24 Oct 15 12:34:20 PM UTC 24 39287277 ps
T211 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/8.spi_device_mailbox.3979911946 Oct 15 12:32:33 PM UTC 24 Oct 15 12:34:22 PM UTC 24 7596706070 ps
T179 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_flash_mode_ignore_cmds.7721669 Oct 15 12:32:02 PM UTC 24 Oct 15 12:34:22 PM UTC 24 31300529479 ps
T426 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_pass_cmd_filtering.2880584631 Oct 15 12:34:20 PM UTC 24 Oct 15 12:34:24 PM UTC 24 55239899 ps
T367 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_tpm_rw.1427509367 Oct 15 12:34:19 PM UTC 24 Oct 15 12:34:25 PM UTC 24 181167292 ps
T427 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_pass_addr_payload_swap.483519244 Oct 15 12:34:21 PM UTC 24 Oct 15 12:34:26 PM UTC 24 28988651 ps
T221 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_intercept.2380778410 Oct 15 12:34:23 PM UTC 24 Oct 15 12:34:28 PM UTC 24 483632629 ps
T198 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/9.spi_device_flash_and_tpm_min_idle.4167946192 Oct 15 12:33:38 PM UTC 24 Oct 15 12:34:30 PM UTC 24 1422753229 ps
T113 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/1.spi_device_flash_mode_ignore_cmds.1796001578 Oct 15 12:28:06 PM UTC 24 Oct 15 12:34:32 PM UTC 24 65681597658 ps
T428 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_flash_mode.3767890624 Oct 15 12:33:57 PM UTC 24 Oct 15 12:34:33 PM UTC 24 3326286232 ps
T429 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_flash_mode.4155817893 Oct 15 12:34:27 PM UTC 24 Oct 15 12:34:35 PM UTC 24 286591161 ps
T238 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_mailbox.3624998509 Oct 15 12:34:24 PM UTC 24 Oct 15 12:34:37 PM UTC 24 358644808 ps
T243 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_upload.1360620393 Oct 15 12:34:25 PM UTC 24 Oct 15 12:34:42 PM UTC 24 1512489736 ps
T430 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_alert_test.793545306 Oct 15 12:34:43 PM UTC 24 Oct 15 12:34:45 PM UTC 24 32975191 ps
T431 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_read_buffer_direct.3793780748 Oct 15 12:34:31 PM UTC 24 Oct 15 12:34:45 PM UTC 24 2779784011 ps
T432 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_tpm_read_hw_reg.3180989629 Oct 15 12:34:16 PM UTC 24 Oct 15 12:34:47 PM UTC 24 11379409406 ps
T433 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_csb_read.1484989854 Oct 15 12:34:46 PM UTC 24 Oct 15 12:34:49 PM UTC 24 32478139 ps
T434 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_mem_parity.2436540350 Oct 15 12:34:46 PM UTC 24 Oct 15 12:34:49 PM UTC 24 29893587 ps
T435 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_tpm_read_hw_reg.3617988115 Oct 15 12:34:49 PM UTC 24 Oct 15 12:34:51 PM UTC 24 15176473 ps
T436 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_mailbox.3086782834 Oct 15 12:33:56 PM UTC 24 Oct 15 12:34:51 PM UTC 24 5275510012 ps
T437 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_tpm_sts_read.3158723252 Oct 15 12:34:50 PM UTC 24 Oct 15 12:34:52 PM UTC 24 232775197 ps
T438 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_tpm_rw.3347022674 Oct 15 12:34:52 PM UTC 24 Oct 15 12:34:54 PM UTC 24 45446417 ps
T192 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_flash_and_tpm_min_idle.290352413 Oct 15 12:34:09 PM UTC 24 Oct 15 12:34:58 PM UTC 24 9177842575 ps
T439 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_intercept.2229353163 Oct 15 12:34:55 PM UTC 24 Oct 15 12:34:59 PM UTC 24 66052169 ps
T293 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_mode_ignore_cmds.2553149113 Oct 15 12:28:35 PM UTC 24 Oct 15 12:35:00 PM UTC 24 122846603570 ps
T318 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/7.spi_device_flash_and_tpm_min_idle.286051068 Oct 15 12:32:12 PM UTC 24 Oct 15 12:35:02 PM UTC 24 15547875568 ps
T317 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_and_tpm_min_idle.3306058777 Oct 15 12:31:19 PM UTC 24 Oct 15 12:35:02 PM UTC 24 104947187963 ps
T353 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_tpm_all.1826611042 Oct 15 12:34:18 PM UTC 24 Oct 15 12:35:02 PM UTC 24 4475421025 ps
T440 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_upload.194578294 Oct 15 12:35:00 PM UTC 24 Oct 15 12:35:05 PM UTC 24 131831718 ps
T441 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/11.spi_device_cfg_cmd.3949357150 Oct 15 12:34:26 PM UTC 24 Oct 15 12:35:05 PM UTC 24 4616002595 ps
T442 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_read_buffer_direct.111443781 Oct 15 12:35:04 PM UTC 24 Oct 15 12:35:13 PM UTC 24 230680905 ps
T325 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_pass_cmd_filtering.3851193353 Oct 15 12:34:52 PM UTC 24 Oct 15 12:35:13 PM UTC 24 23327918694 ps
T360 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_tpm_all.2115722645 Oct 15 12:34:50 PM UTC 24 Oct 15 12:35:17 PM UTC 24 3752637117 ps
T166 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/10.spi_device_stress_all.800683561 Oct 15 12:34:11 PM UTC 24 Oct 15 12:35:18 PM UTC 24 3374615763 ps
T443 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_csb_read.2155344261 Oct 15 12:35:18 PM UTC 24 Oct 15 12:35:21 PM UTC 24 87725069 ps
T444 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_alert_test.3269094791 Oct 15 12:35:18 PM UTC 24 Oct 15 12:35:21 PM UTC 24 15663856 ps
T445 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_cfg_cmd.4241086258 Oct 15 12:35:00 PM UTC 24 Oct 15 12:35:22 PM UTC 24 4337600816 ps
T446 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_mem_parity.1570479502 Oct 15 12:35:22 PM UTC 24 Oct 15 12:35:24 PM UTC 24 26500851 ps
T226 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_pass_addr_payload_swap.3727568698 Oct 15 12:34:53 PM UTC 24 Oct 15 12:35:26 PM UTC 24 24888817228 ps
T447 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_tpm_sts_read.2966501292 Oct 15 12:35:25 PM UTC 24 Oct 15 12:35:27 PM UTC 24 361952505 ps
T448 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_tpm_read_hw_reg.878619947 Oct 15 12:35:22 PM UTC 24 Oct 15 12:35:28 PM UTC 24 1463814293 ps
T449 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_flash_mode.2181349118 Oct 15 12:35:03 PM UTC 24 Oct 15 12:35:30 PM UTC 24 3460264361 ps
T450 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_tpm_rw.3184350328 Oct 15 12:35:27 PM UTC 24 Oct 15 12:35:31 PM UTC 24 82168127 ps
T223 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_pass_addr_payload_swap.2435104579 Oct 15 12:35:29 PM UTC 24 Oct 15 12:35:35 PM UTC 24 128658202 ps
T354 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/12.spi_device_flash_and_tpm.2373431266 Oct 15 12:35:06 PM UTC 24 Oct 15 12:35:36 PM UTC 24 2702038816 ps
T314 /workspaces/repo/scratch/os_regression_2024_10_14/spi_device_2p-sim-vcs/coverage/default/13.spi_device_intercept.2220363162 Oct 15 12:35:32 PM UTC 24 Oct 15 12:35:36 PM UTC 24 566971929 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%