Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
99.26 100.00 97.62 100.00 100.00 99.15 99.70 98.33


Total test records in report: 915
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T554 /workspace/coverage/default/35.sram_ctrl_alert_test.1670886993 Feb 29 01:31:04 PM PST 24 Feb 29 01:31:05 PM PST 24 13165981 ps
T555 /workspace/coverage/default/46.sram_ctrl_ram_cfg.3962923598 Feb 29 01:32:30 PM PST 24 Feb 29 01:32:37 PM PST 24 1397502744 ps
T556 /workspace/coverage/default/20.sram_ctrl_multiple_keys.3158636103 Feb 29 01:29:02 PM PST 24 Feb 29 01:35:43 PM PST 24 14364808735 ps
T557 /workspace/coverage/default/31.sram_ctrl_mem_walk.1710169096 Feb 29 01:30:15 PM PST 24 Feb 29 01:34:17 PM PST 24 7881652582 ps
T558 /workspace/coverage/default/20.sram_ctrl_max_throughput.1728761532 Feb 29 01:28:58 PM PST 24 Feb 29 01:29:29 PM PST 24 685992727 ps
T559 /workspace/coverage/default/48.sram_ctrl_throughput_w_partial_write.3612234240 Feb 29 01:32:58 PM PST 24 Feb 29 01:35:25 PM PST 24 3275614989 ps
T560 /workspace/coverage/default/2.sram_ctrl_access_during_key_req.2376558559 Feb 29 01:28:16 PM PST 24 Feb 29 01:48:36 PM PST 24 36418450818 ps
T561 /workspace/coverage/default/18.sram_ctrl_multiple_keys.759456965 Feb 29 01:28:53 PM PST 24 Feb 29 01:37:11 PM PST 24 5274753017 ps
T562 /workspace/coverage/default/40.sram_ctrl_access_during_key_req.2581314223 Feb 29 01:31:40 PM PST 24 Feb 29 01:55:56 PM PST 24 21169964377 ps
T563 /workspace/coverage/default/43.sram_ctrl_regwen.3255814616 Feb 29 01:32:18 PM PST 24 Feb 29 01:59:02 PM PST 24 12662575621 ps
T564 /workspace/coverage/default/28.sram_ctrl_executable.2539090704 Feb 29 01:30:02 PM PST 24 Feb 29 01:35:40 PM PST 24 17032721405 ps
T565 /workspace/coverage/default/13.sram_ctrl_mem_partial_access.1191609389 Feb 29 01:28:40 PM PST 24 Feb 29 01:31:02 PM PST 24 4454267213 ps
T566 /workspace/coverage/default/27.sram_ctrl_throughput_w_partial_write.1684828805 Feb 29 01:29:48 PM PST 24 Feb 29 01:30:15 PM PST 24 674928939 ps
T567 /workspace/coverage/default/47.sram_ctrl_mem_walk.3398202033 Feb 29 01:32:53 PM PST 24 Feb 29 01:34:54 PM PST 24 3953147722 ps
T568 /workspace/coverage/default/10.sram_ctrl_lc_escalation.1821633477 Feb 29 01:28:37 PM PST 24 Feb 29 01:30:22 PM PST 24 8419807055 ps
T569 /workspace/coverage/default/9.sram_ctrl_partial_access_b2b.3215311316 Feb 29 01:28:33 PM PST 24 Feb 29 01:35:36 PM PST 24 369042189200 ps
T570 /workspace/coverage/default/5.sram_ctrl_regwen.2277131363 Feb 29 01:28:27 PM PST 24 Feb 29 01:49:52 PM PST 24 3790088069 ps
T571 /workspace/coverage/default/34.sram_ctrl_mem_walk.3776429625 Feb 29 01:30:49 PM PST 24 Feb 29 01:35:12 PM PST 24 7886635429 ps
T572 /workspace/coverage/default/6.sram_ctrl_smoke.3991351372 Feb 29 01:28:28 PM PST 24 Feb 29 01:28:55 PM PST 24 5521612427 ps
T573 /workspace/coverage/default/7.sram_ctrl_ram_cfg.749338955 Feb 29 01:28:30 PM PST 24 Feb 29 01:28:37 PM PST 24 3721513128 ps
T574 /workspace/coverage/default/23.sram_ctrl_lc_escalation.3710145220 Feb 29 01:29:20 PM PST 24 Feb 29 01:31:10 PM PST 24 11538346078 ps
T575 /workspace/coverage/default/17.sram_ctrl_stress_pipeline.3160840150 Feb 29 01:28:47 PM PST 24 Feb 29 01:36:24 PM PST 24 107254528925 ps
T576 /workspace/coverage/default/20.sram_ctrl_stress_pipeline.1682381046 Feb 29 01:29:11 PM PST 24 Feb 29 01:34:28 PM PST 24 17276943107 ps
T577 /workspace/coverage/default/41.sram_ctrl_max_throughput.1015103954 Feb 29 01:32:02 PM PST 24 Feb 29 01:33:53 PM PST 24 765307642 ps
T578 /workspace/coverage/default/8.sram_ctrl_ram_cfg.2795803771 Feb 29 01:28:34 PM PST 24 Feb 29 01:28:50 PM PST 24 1406301832 ps
T579 /workspace/coverage/default/45.sram_ctrl_throughput_w_partial_write.560161730 Feb 29 01:32:31 PM PST 24 Feb 29 01:35:42 PM PST 24 1634162892 ps
T580 /workspace/coverage/default/42.sram_ctrl_access_during_key_req.1382268782 Feb 29 01:32:00 PM PST 24 Feb 29 01:49:33 PM PST 24 45975294145 ps
T581 /workspace/coverage/default/10.sram_ctrl_max_throughput.34093901 Feb 29 01:28:38 PM PST 24 Feb 29 01:29:13 PM PST 24 733566046 ps
T582 /workspace/coverage/default/27.sram_ctrl_partial_access_b2b.3467313918 Feb 29 01:29:49 PM PST 24 Feb 29 01:34:24 PM PST 24 4249679642 ps
T583 /workspace/coverage/default/5.sram_ctrl_lc_escalation.2416503369 Feb 29 01:28:32 PM PST 24 Feb 29 01:29:57 PM PST 24 7722989289 ps
T584 /workspace/coverage/default/10.sram_ctrl_access_during_key_req.2782334749 Feb 29 01:28:41 PM PST 24 Feb 29 01:45:27 PM PST 24 10156093065 ps
T585 /workspace/coverage/default/21.sram_ctrl_executable.3906786170 Feb 29 01:29:09 PM PST 24 Feb 29 01:49:39 PM PST 24 82488494105 ps
T586 /workspace/coverage/default/46.sram_ctrl_mem_partial_access.104803619 Feb 29 01:32:36 PM PST 24 Feb 29 01:34:49 PM PST 24 3163060581 ps
T587 /workspace/coverage/default/8.sram_ctrl_stress_pipeline.3871416321 Feb 29 01:28:30 PM PST 24 Feb 29 01:32:20 PM PST 24 6504685160 ps
T588 /workspace/coverage/default/5.sram_ctrl_access_during_key_req.529318738 Feb 29 01:28:27 PM PST 24 Feb 29 01:40:38 PM PST 24 5859731948 ps
T589 /workspace/coverage/default/24.sram_ctrl_ram_cfg.927876619 Feb 29 01:29:36 PM PST 24 Feb 29 01:29:42 PM PST 24 707290486 ps
T590 /workspace/coverage/default/34.sram_ctrl_multiple_keys.2888782694 Feb 29 01:30:35 PM PST 24 Feb 29 01:39:43 PM PST 24 10222983553 ps
T591 /workspace/coverage/default/21.sram_ctrl_throughput_w_partial_write.2224864683 Feb 29 01:29:11 PM PST 24 Feb 29 01:29:39 PM PST 24 2820703774 ps
T592 /workspace/coverage/default/15.sram_ctrl_partial_access.1769120179 Feb 29 01:28:41 PM PST 24 Feb 29 01:29:07 PM PST 24 3236202454 ps
T593 /workspace/coverage/default/27.sram_ctrl_mem_walk.1965440544 Feb 29 01:29:48 PM PST 24 Feb 29 01:31:47 PM PST 24 2995832822 ps
T594 /workspace/coverage/default/13.sram_ctrl_throughput_w_partial_write.3260452047 Feb 29 01:28:40 PM PST 24 Feb 29 01:30:01 PM PST 24 2688005982 ps
T595 /workspace/coverage/default/21.sram_ctrl_smoke.520252534 Feb 29 01:29:10 PM PST 24 Feb 29 01:29:25 PM PST 24 781446225 ps
T596 /workspace/coverage/default/13.sram_ctrl_max_throughput.1963896585 Feb 29 01:28:41 PM PST 24 Feb 29 01:30:05 PM PST 24 738471822 ps
T597 /workspace/coverage/default/40.sram_ctrl_lc_escalation.3617855102 Feb 29 01:31:38 PM PST 24 Feb 29 01:32:16 PM PST 24 6435624944 ps
T598 /workspace/coverage/default/28.sram_ctrl_multiple_keys.4113638650 Feb 29 01:30:01 PM PST 24 Feb 29 01:43:44 PM PST 24 13120280063 ps
T599 /workspace/coverage/default/27.sram_ctrl_stress_all.1254806052 Feb 29 01:29:48 PM PST 24 Feb 29 02:20:14 PM PST 24 88391247260 ps
T600 /workspace/coverage/default/1.sram_ctrl_bijection.300062248 Feb 29 01:28:07 PM PST 24 Feb 29 02:12:34 PM PST 24 165492684715 ps
T601 /workspace/coverage/default/20.sram_ctrl_throughput_w_partial_write.1975938617 Feb 29 01:28:57 PM PST 24 Feb 29 01:31:04 PM PST 24 3258625213 ps
T602 /workspace/coverage/default/35.sram_ctrl_regwen.3382418817 Feb 29 01:31:04 PM PST 24 Feb 29 01:39:07 PM PST 24 10938201457 ps
T603 /workspace/coverage/default/45.sram_ctrl_access_during_key_req.4272469930 Feb 29 01:32:39 PM PST 24 Feb 29 01:57:38 PM PST 24 13928288965 ps
T604 /workspace/coverage/default/3.sram_ctrl_regwen.4059649723 Feb 29 01:28:17 PM PST 24 Feb 29 01:42:51 PM PST 24 11763262753 ps
T605 /workspace/coverage/default/18.sram_ctrl_stress_pipeline.361777167 Feb 29 01:28:53 PM PST 24 Feb 29 01:32:44 PM PST 24 3024482498 ps
T606 /workspace/coverage/default/8.sram_ctrl_lc_escalation.786519514 Feb 29 01:28:30 PM PST 24 Feb 29 01:29:43 PM PST 24 30344855387 ps
T607 /workspace/coverage/default/7.sram_ctrl_stress_all.2874064461 Feb 29 01:28:28 PM PST 24 Feb 29 02:01:25 PM PST 24 43932021943 ps
T608 /workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.1925644773 Feb 29 01:30:49 PM PST 24 Feb 29 01:31:57 PM PST 24 3228104986 ps
T609 /workspace/coverage/default/39.sram_ctrl_partial_access.4208838755 Feb 29 01:31:38 PM PST 24 Feb 29 01:31:59 PM PST 24 2338278203 ps
T610 /workspace/coverage/default/7.sram_ctrl_mem_walk.3041313739 Feb 29 01:28:31 PM PST 24 Feb 29 01:32:39 PM PST 24 4110437207 ps
T611 /workspace/coverage/default/11.sram_ctrl_mem_partial_access.789674924 Feb 29 01:28:47 PM PST 24 Feb 29 01:30:02 PM PST 24 3445480138 ps
T612 /workspace/coverage/default/39.sram_ctrl_multiple_keys.91603942 Feb 29 01:31:38 PM PST 24 Feb 29 01:51:04 PM PST 24 42297314014 ps
T613 /workspace/coverage/default/33.sram_ctrl_partial_access.3477362416 Feb 29 01:30:29 PM PST 24 Feb 29 01:30:49 PM PST 24 1815224489 ps
T614 /workspace/coverage/default/26.sram_ctrl_executable.2985272684 Feb 29 01:29:49 PM PST 24 Feb 29 02:13:34 PM PST 24 113525722655 ps
T615 /workspace/coverage/default/16.sram_ctrl_alert_test.4165341011 Feb 29 01:28:48 PM PST 24 Feb 29 01:28:49 PM PST 24 34391015 ps
T616 /workspace/coverage/default/23.sram_ctrl_multiple_keys.1905882123 Feb 29 01:29:21 PM PST 24 Feb 29 01:30:49 PM PST 24 4494042217 ps
T617 /workspace/coverage/default/35.sram_ctrl_stress_all.3747447109 Feb 29 01:31:06 PM PST 24 Feb 29 02:31:14 PM PST 24 162702753102 ps
T618 /workspace/coverage/default/40.sram_ctrl_stress_all.1199214337 Feb 29 01:32:04 PM PST 24 Feb 29 02:48:18 PM PST 24 394259727022 ps
T619 /workspace/coverage/default/14.sram_ctrl_mem_partial_access.3163721106 Feb 29 01:28:45 PM PST 24 Feb 29 01:30:00 PM PST 24 10192233530 ps
T620 /workspace/coverage/default/27.sram_ctrl_ram_cfg.1168215059 Feb 29 01:29:50 PM PST 24 Feb 29 01:29:57 PM PST 24 710712174 ps
T621 /workspace/coverage/default/6.sram_ctrl_partial_access.1670985669 Feb 29 01:28:28 PM PST 24 Feb 29 01:28:56 PM PST 24 754513195 ps
T622 /workspace/coverage/default/0.sram_ctrl_mem_walk.1603820903 Feb 29 01:28:07 PM PST 24 Feb 29 01:30:48 PM PST 24 46950945735 ps
T623 /workspace/coverage/default/4.sram_ctrl_stress_pipeline.2127123218 Feb 29 01:28:14 PM PST 24 Feb 29 01:33:51 PM PST 24 16866003913 ps
T624 /workspace/coverage/default/47.sram_ctrl_throughput_w_partial_write.2021670756 Feb 29 01:32:43 PM PST 24 Feb 29 01:33:13 PM PST 24 679715817 ps
T625 /workspace/coverage/default/36.sram_ctrl_ram_cfg.1297634369 Feb 29 01:31:04 PM PST 24 Feb 29 01:31:11 PM PST 24 1413063394 ps
T626 /workspace/coverage/default/30.sram_ctrl_smoke.1556061469 Feb 29 01:30:13 PM PST 24 Feb 29 01:31:42 PM PST 24 464005440 ps
T627 /workspace/coverage/default/36.sram_ctrl_mem_partial_access.1607635552 Feb 29 01:31:05 PM PST 24 Feb 29 01:32:19 PM PST 24 4888118842 ps
T628 /workspace/coverage/default/26.sram_ctrl_stress_pipeline.2327234855 Feb 29 01:29:50 PM PST 24 Feb 29 01:35:33 PM PST 24 4514629901 ps
T629 /workspace/coverage/default/22.sram_ctrl_multiple_keys.227076089 Feb 29 01:29:07 PM PST 24 Feb 29 01:30:30 PM PST 24 4540227393 ps
T41 /workspace/coverage/default/3.sram_ctrl_sec_cm.3632131442 Feb 29 01:28:20 PM PST 24 Feb 29 01:28:22 PM PST 24 92580826 ps
T630 /workspace/coverage/default/33.sram_ctrl_mem_walk.206590993 Feb 29 01:30:35 PM PST 24 Feb 29 01:32:44 PM PST 24 4113217996 ps
T631 /workspace/coverage/default/8.sram_ctrl_alert_test.3070548326 Feb 29 01:28:36 PM PST 24 Feb 29 01:28:37 PM PST 24 47940266 ps
T632 /workspace/coverage/default/40.sram_ctrl_mem_walk.2055712060 Feb 29 01:31:39 PM PST 24 Feb 29 01:34:30 PM PST 24 86090685008 ps
T633 /workspace/coverage/default/20.sram_ctrl_regwen.1843884780 Feb 29 01:29:01 PM PST 24 Feb 29 01:34:18 PM PST 24 4280698480 ps
T634 /workspace/coverage/default/28.sram_ctrl_partial_access.4059732861 Feb 29 01:30:02 PM PST 24 Feb 29 01:30:38 PM PST 24 3061813567 ps
T635 /workspace/coverage/default/45.sram_ctrl_smoke.3732591838 Feb 29 01:32:18 PM PST 24 Feb 29 01:33:12 PM PST 24 4213713027 ps
T42 /workspace/coverage/default/0.sram_ctrl_sec_cm.507085904 Feb 29 01:28:02 PM PST 24 Feb 29 01:28:05 PM PST 24 3738445629 ps
T636 /workspace/coverage/default/10.sram_ctrl_mem_walk.2215598647 Feb 29 01:28:41 PM PST 24 Feb 29 01:33:48 PM PST 24 79387221826 ps
T637 /workspace/coverage/default/41.sram_ctrl_bijection.3368267400 Feb 29 01:32:01 PM PST 24 Feb 29 01:45:30 PM PST 24 202774148067 ps
T638 /workspace/coverage/default/31.sram_ctrl_partial_access_b2b.2356408255 Feb 29 01:30:14 PM PST 24 Feb 29 01:34:52 PM PST 24 13280961577 ps
T639 /workspace/coverage/default/20.sram_ctrl_partial_access_b2b.1963827217 Feb 29 01:29:10 PM PST 24 Feb 29 01:34:32 PM PST 24 13699496939 ps
T640 /workspace/coverage/default/5.sram_ctrl_bijection.3884676585 Feb 29 01:28:33 PM PST 24 Feb 29 02:04:27 PM PST 24 524463724313 ps
T641 /workspace/coverage/default/48.sram_ctrl_mem_walk.4043045614 Feb 29 01:32:53 PM PST 24 Feb 29 01:35:28 PM PST 24 23477040022 ps
T642 /workspace/coverage/default/12.sram_ctrl_mem_partial_access.3275728198 Feb 29 01:28:45 PM PST 24 Feb 29 01:29:56 PM PST 24 4889377302 ps
T643 /workspace/coverage/default/47.sram_ctrl_partial_access_b2b.3931577659 Feb 29 01:32:42 PM PST 24 Feb 29 01:37:09 PM PST 24 17858726077 ps
T644 /workspace/coverage/default/37.sram_ctrl_executable.856276269 Feb 29 01:31:23 PM PST 24 Feb 29 01:54:42 PM PST 24 203549735184 ps
T645 /workspace/coverage/default/26.sram_ctrl_max_throughput.1831026097 Feb 29 01:29:51 PM PST 24 Feb 29 01:32:34 PM PST 24 772859662 ps
T646 /workspace/coverage/default/41.sram_ctrl_mem_walk.1524753617 Feb 29 01:32:03 PM PST 24 Feb 29 01:36:58 PM PST 24 13787980017 ps
T647 /workspace/coverage/default/21.sram_ctrl_multiple_keys.2362404693 Feb 29 01:29:10 PM PST 24 Feb 29 01:44:50 PM PST 24 57107879081 ps
T648 /workspace/coverage/default/34.sram_ctrl_stress_all.1189794863 Feb 29 01:30:49 PM PST 24 Feb 29 03:34:37 PM PST 24 398865061984 ps
T649 /workspace/coverage/default/9.sram_ctrl_bijection.3423267425 Feb 29 01:28:31 PM PST 24 Feb 29 02:08:50 PM PST 24 529733073443 ps
T650 /workspace/coverage/default/33.sram_ctrl_executable.521067464 Feb 29 01:30:35 PM PST 24 Feb 29 01:31:10 PM PST 24 8527526877 ps
T651 /workspace/coverage/default/26.sram_ctrl_throughput_w_partial_write.2436091775 Feb 29 01:29:49 PM PST 24 Feb 29 01:30:19 PM PST 24 689827306 ps
T652 /workspace/coverage/default/31.sram_ctrl_throughput_w_partial_write.2125388867 Feb 29 01:30:14 PM PST 24 Feb 29 01:32:58 PM PST 24 1594188952 ps
T653 /workspace/coverage/default/21.sram_ctrl_access_during_key_req.3799505012 Feb 29 01:29:10 PM PST 24 Feb 29 01:52:39 PM PST 24 8863554584 ps
T654 /workspace/coverage/default/2.sram_ctrl_smoke.527120243 Feb 29 01:28:15 PM PST 24 Feb 29 01:28:51 PM PST 24 7690345428 ps
T655 /workspace/coverage/default/37.sram_ctrl_partial_access_b2b.1640094090 Feb 29 01:31:22 PM PST 24 Feb 29 01:38:30 PM PST 24 14555481892 ps
T656 /workspace/coverage/default/27.sram_ctrl_max_throughput.3125489276 Feb 29 01:29:48 PM PST 24 Feb 29 01:31:46 PM PST 24 12546000748 ps
T657 /workspace/coverage/default/19.sram_ctrl_partial_access_b2b.2489531123 Feb 29 01:28:50 PM PST 24 Feb 29 01:36:08 PM PST 24 6907309616 ps
T658 /workspace/coverage/default/26.sram_ctrl_smoke.1717940514 Feb 29 01:29:35 PM PST 24 Feb 29 01:30:09 PM PST 24 2886846026 ps
T659 /workspace/coverage/default/36.sram_ctrl_smoke.1213218984 Feb 29 01:31:10 PM PST 24 Feb 29 01:31:29 PM PST 24 1008580033 ps
T660 /workspace/coverage/default/27.sram_ctrl_access_during_key_req.2964300310 Feb 29 01:29:48 PM PST 24 Feb 29 01:53:58 PM PST 24 139806465751 ps
T661 /workspace/coverage/default/34.sram_ctrl_max_throughput.3548811858 Feb 29 01:30:35 PM PST 24 Feb 29 01:33:23 PM PST 24 1559457625 ps
T662 /workspace/coverage/default/43.sram_ctrl_mem_walk.1816068415 Feb 29 01:32:20 PM PST 24 Feb 29 01:37:14 PM PST 24 13742093290 ps
T663 /workspace/coverage/default/15.sram_ctrl_bijection.1362539223 Feb 29 01:28:46 PM PST 24 Feb 29 01:54:47 PM PST 24 46176165603 ps
T664 /workspace/coverage/default/2.sram_ctrl_ram_cfg.221750108 Feb 29 01:28:16 PM PST 24 Feb 29 01:28:23 PM PST 24 1267867321 ps
T665 /workspace/coverage/default/26.sram_ctrl_mem_partial_access.2563564767 Feb 29 01:29:48 PM PST 24 Feb 29 01:31:10 PM PST 24 10711681410 ps
T666 /workspace/coverage/default/22.sram_ctrl_regwen.2090483296 Feb 29 01:29:07 PM PST 24 Feb 29 01:47:00 PM PST 24 20638280369 ps
T667 /workspace/coverage/default/22.sram_ctrl_partial_access_b2b.1412581862 Feb 29 01:29:11 PM PST 24 Feb 29 01:34:57 PM PST 24 5283142112 ps
T668 /workspace/coverage/default/18.sram_ctrl_bijection.186895656 Feb 29 01:28:49 PM PST 24 Feb 29 01:40:49 PM PST 24 51549259346 ps
T669 /workspace/coverage/default/35.sram_ctrl_partial_access_b2b.4256256585 Feb 29 01:30:50 PM PST 24 Feb 29 01:35:01 PM PST 24 26150592089 ps
T670 /workspace/coverage/default/45.sram_ctrl_max_throughput.896011693 Feb 29 01:32:20 PM PST 24 Feb 29 01:32:53 PM PST 24 3995828802 ps
T671 /workspace/coverage/default/10.sram_ctrl_bijection.624955221 Feb 29 01:28:42 PM PST 24 Feb 29 01:41:44 PM PST 24 12394454762 ps
T672 /workspace/coverage/default/17.sram_ctrl_mem_partial_access.172067183 Feb 29 01:28:47 PM PST 24 Feb 29 01:31:27 PM PST 24 28666350984 ps
T673 /workspace/coverage/default/32.sram_ctrl_regwen.919257744 Feb 29 01:30:25 PM PST 24 Feb 29 01:41:41 PM PST 24 18416741064 ps
T674 /workspace/coverage/default/13.sram_ctrl_partial_access_b2b.495849861 Feb 29 01:28:41 PM PST 24 Feb 29 01:38:24 PM PST 24 27570205585 ps
T675 /workspace/coverage/default/23.sram_ctrl_access_during_key_req.402818994 Feb 29 01:29:19 PM PST 24 Feb 29 01:43:16 PM PST 24 5865953040 ps
T676 /workspace/coverage/default/40.sram_ctrl_stress_pipeline.656363279 Feb 29 01:31:41 PM PST 24 Feb 29 01:36:19 PM PST 24 3647538265 ps
T677 /workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.4169567722 Feb 29 01:28:45 PM PST 24 Feb 29 01:29:53 PM PST 24 5334546761 ps
T678 /workspace/coverage/default/7.sram_ctrl_bijection.1501566478 Feb 29 01:28:29 PM PST 24 Feb 29 02:08:10 PM PST 24 635897944878 ps
T679 /workspace/coverage/default/5.sram_ctrl_max_throughput.2131130387 Feb 29 01:28:28 PM PST 24 Feb 29 01:30:19 PM PST 24 3117752609 ps
T680 /workspace/coverage/default/46.sram_ctrl_alert_test.3106566033 Feb 29 01:32:36 PM PST 24 Feb 29 01:32:38 PM PST 24 47728482 ps
T681 /workspace/coverage/default/19.sram_ctrl_alert_test.3157774745 Feb 29 01:29:11 PM PST 24 Feb 29 01:29:11 PM PST 24 16083473 ps
T682 /workspace/coverage/default/14.sram_ctrl_executable.1288288350 Feb 29 01:28:46 PM PST 24 Feb 29 01:29:32 PM PST 24 4456482708 ps
T683 /workspace/coverage/default/22.sram_ctrl_lc_escalation.405458847 Feb 29 01:29:08 PM PST 24 Feb 29 01:32:00 PM PST 24 65420478815 ps
T684 /workspace/coverage/default/13.sram_ctrl_multiple_keys.3136803793 Feb 29 01:28:40 PM PST 24 Feb 29 01:33:32 PM PST 24 2780619159 ps
T685 /workspace/coverage/default/4.sram_ctrl_stress_all.3670817560 Feb 29 01:28:24 PM PST 24 Feb 29 02:38:14 PM PST 24 394946968175 ps
T686 /workspace/coverage/default/14.sram_ctrl_multiple_keys.466159427 Feb 29 01:28:44 PM PST 24 Feb 29 01:31:04 PM PST 24 12153867862 ps
T687 /workspace/coverage/default/14.sram_ctrl_stress_all.967021714 Feb 29 01:28:44 PM PST 24 Feb 29 02:10:47 PM PST 24 88082799697 ps
T688 /workspace/coverage/default/43.sram_ctrl_partial_access_b2b.1130147244 Feb 29 01:32:25 PM PST 24 Feb 29 01:36:21 PM PST 24 8506754101 ps
T689 /workspace/coverage/default/1.sram_ctrl_max_throughput.1927711530 Feb 29 01:28:03 PM PST 24 Feb 29 01:29:01 PM PST 24 5999639674 ps
T690 /workspace/coverage/default/24.sram_ctrl_alert_test.1588415689 Feb 29 01:29:35 PM PST 24 Feb 29 01:29:36 PM PST 24 30606027 ps
T691 /workspace/coverage/default/14.sram_ctrl_max_throughput.2862857130 Feb 29 01:28:40 PM PST 24 Feb 29 01:30:27 PM PST 24 764765921 ps
T692 /workspace/coverage/default/20.sram_ctrl_ram_cfg.758800626 Feb 29 01:29:11 PM PST 24 Feb 29 01:29:18 PM PST 24 362714429 ps
T693 /workspace/coverage/default/42.sram_ctrl_smoke.440278047 Feb 29 01:32:03 PM PST 24 Feb 29 01:32:17 PM PST 24 8117861344 ps
T694 /workspace/coverage/default/25.sram_ctrl_throughput_w_partial_write.2084822310 Feb 29 01:29:36 PM PST 24 Feb 29 01:30:41 PM PST 24 791824164 ps
T695 /workspace/coverage/default/25.sram_ctrl_bijection.1345937088 Feb 29 01:29:36 PM PST 24 Feb 29 02:13:44 PM PST 24 550259631875 ps
T696 /workspace/coverage/default/11.sram_ctrl_bijection.95563038 Feb 29 01:28:45 PM PST 24 Feb 29 01:49:31 PM PST 24 23377773477 ps
T697 /workspace/coverage/default/0.sram_ctrl_multiple_keys.2226845631 Feb 29 01:28:05 PM PST 24 Feb 29 01:59:09 PM PST 24 24272961670 ps
T698 /workspace/coverage/default/10.sram_ctrl_mem_partial_access.1009727053 Feb 29 01:28:37 PM PST 24 Feb 29 01:31:00 PM PST 24 10185389975 ps
T699 /workspace/coverage/default/5.sram_ctrl_partial_access.1142607329 Feb 29 01:28:26 PM PST 24 Feb 29 01:28:54 PM PST 24 15732879166 ps
T700 /workspace/coverage/default/6.sram_ctrl_partial_access_b2b.2215084273 Feb 29 01:28:27 PM PST 24 Feb 29 01:35:37 PM PST 24 13942606351 ps
T701 /workspace/coverage/default/43.sram_ctrl_max_throughput.1326230900 Feb 29 01:32:21 PM PST 24 Feb 29 01:33:09 PM PST 24 2918858740 ps
T702 /workspace/coverage/default/38.sram_ctrl_partial_access_b2b.2961533419 Feb 29 01:31:23 PM PST 24 Feb 29 01:38:53 PM PST 24 29779570382 ps
T703 /workspace/coverage/default/38.sram_ctrl_max_throughput.3955670534 Feb 29 01:31:26 PM PST 24 Feb 29 01:33:26 PM PST 24 1586652069 ps
T704 /workspace/coverage/default/34.sram_ctrl_regwen.2245168647 Feb 29 01:30:57 PM PST 24 Feb 29 01:43:39 PM PST 24 74747926309 ps
T705 /workspace/coverage/default/39.sram_ctrl_executable.3473328900 Feb 29 01:31:38 PM PST 24 Feb 29 01:44:24 PM PST 24 9741962461 ps
T706 /workspace/coverage/default/25.sram_ctrl_access_during_key_req.4010216780 Feb 29 01:29:36 PM PST 24 Feb 29 02:00:44 PM PST 24 22434913938 ps
T707 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.3329986947 Feb 29 01:32:03 PM PST 24 Feb 29 01:32:36 PM PST 24 2753635330 ps
T708 /workspace/coverage/default/20.sram_ctrl_partial_access.1711544643 Feb 29 01:29:12 PM PST 24 Feb 29 01:29:57 PM PST 24 8602506400 ps
T709 /workspace/coverage/default/42.sram_ctrl_ram_cfg.2531044502 Feb 29 01:32:03 PM PST 24 Feb 29 01:32:09 PM PST 24 1349428458 ps
T710 /workspace/coverage/default/11.sram_ctrl_alert_test.2555855935 Feb 29 01:28:41 PM PST 24 Feb 29 01:28:42 PM PST 24 28417091 ps
T711 /workspace/coverage/default/16.sram_ctrl_ram_cfg.3291539844 Feb 29 01:28:46 PM PST 24 Feb 29 01:29:00 PM PST 24 5632492989 ps
T712 /workspace/coverage/default/0.sram_ctrl_executable.3158200462 Feb 29 01:28:01 PM PST 24 Feb 29 01:44:24 PM PST 24 48317756934 ps
T713 /workspace/coverage/default/13.sram_ctrl_alert_test.2684828506 Feb 29 01:28:38 PM PST 24 Feb 29 01:28:40 PM PST 24 39562407 ps
T714 /workspace/coverage/default/37.sram_ctrl_stress_all.1773204716 Feb 29 01:31:22 PM PST 24 Feb 29 03:16:38 PM PST 24 194402108879 ps
T715 /workspace/coverage/default/15.sram_ctrl_multiple_keys.3783675353 Feb 29 01:28:39 PM PST 24 Feb 29 01:44:24 PM PST 24 27620150006 ps
T716 /workspace/coverage/default/28.sram_ctrl_lc_escalation.3359476011 Feb 29 01:30:02 PM PST 24 Feb 29 01:32:19 PM PST 24 170900195678 ps
T717 /workspace/coverage/default/5.sram_ctrl_alert_test.1322834819 Feb 29 01:28:32 PM PST 24 Feb 29 01:28:33 PM PST 24 18868384 ps
T718 /workspace/coverage/default/33.sram_ctrl_max_throughput.130939759 Feb 29 01:30:26 PM PST 24 Feb 29 01:30:55 PM PST 24 4476026298 ps
T719 /workspace/coverage/default/16.sram_ctrl_smoke.1629849891 Feb 29 01:28:45 PM PST 24 Feb 29 01:29:27 PM PST 24 879752378 ps
T720 /workspace/coverage/default/13.sram_ctrl_lc_escalation.3657610061 Feb 29 01:28:38 PM PST 24 Feb 29 01:29:07 PM PST 24 10474737722 ps
T721 /workspace/coverage/default/22.sram_ctrl_partial_access.1322927406 Feb 29 01:29:11 PM PST 24 Feb 29 01:29:42 PM PST 24 6588633818 ps
T722 /workspace/coverage/default/35.sram_ctrl_multiple_keys.97585224 Feb 29 01:30:51 PM PST 24 Feb 29 01:47:28 PM PST 24 16210675422 ps
T723 /workspace/coverage/default/7.sram_ctrl_access_during_key_req.2357242961 Feb 29 01:28:28 PM PST 24 Feb 29 01:51:49 PM PST 24 10846120471 ps
T724 /workspace/coverage/default/14.sram_ctrl_smoke.844096307 Feb 29 01:28:46 PM PST 24 Feb 29 01:29:27 PM PST 24 1605168154 ps
T725 /workspace/coverage/default/12.sram_ctrl_stress_all.1412471154 Feb 29 01:28:42 PM PST 24 Feb 29 03:12:42 PM PST 24 144118045542 ps
T726 /workspace/coverage/default/30.sram_ctrl_partial_access_b2b.841547193 Feb 29 01:30:13 PM PST 24 Feb 29 01:36:02 PM PST 24 16837761974 ps
T727 /workspace/coverage/default/11.sram_ctrl_multiple_keys.1487291178 Feb 29 01:28:39 PM PST 24 Feb 29 01:44:18 PM PST 24 34144688816 ps
T728 /workspace/coverage/default/2.sram_ctrl_regwen.1115217664 Feb 29 01:28:16 PM PST 24 Feb 29 01:35:16 PM PST 24 12537435397 ps
T729 /workspace/coverage/default/33.sram_ctrl_regwen.3027324103 Feb 29 01:30:37 PM PST 24 Feb 29 01:48:54 PM PST 24 11397771529 ps
T730 /workspace/coverage/default/22.sram_ctrl_smoke.1959495609 Feb 29 01:29:10 PM PST 24 Feb 29 01:31:39 PM PST 24 2949801395 ps
T731 /workspace/coverage/default/1.sram_ctrl_alert_test.833231130 Feb 29 01:28:11 PM PST 24 Feb 29 01:28:12 PM PST 24 30836404 ps
T732 /workspace/coverage/default/45.sram_ctrl_stress_all.2603542745 Feb 29 01:32:37 PM PST 24 Feb 29 02:36:05 PM PST 24 92685255758 ps
T733 /workspace/coverage/default/2.sram_ctrl_mem_walk.3416038520 Feb 29 01:28:14 PM PST 24 Feb 29 01:32:13 PM PST 24 3945423075 ps
T734 /workspace/coverage/default/1.sram_ctrl_smoke.2591388464 Feb 29 01:28:02 PM PST 24 Feb 29 01:28:45 PM PST 24 827996491 ps
T735 /workspace/coverage/default/32.sram_ctrl_partial_access.3470886848 Feb 29 01:30:25 PM PST 24 Feb 29 01:30:38 PM PST 24 2245897605 ps
T736 /workspace/coverage/default/2.sram_ctrl_throughput_w_partial_write.186203084 Feb 29 01:28:14 PM PST 24 Feb 29 01:28:53 PM PST 24 13972502504 ps
T737 /workspace/coverage/default/35.sram_ctrl_stress_pipeline.2880383961 Feb 29 01:30:50 PM PST 24 Feb 29 01:34:41 PM PST 24 3323196059 ps
T738 /workspace/coverage/default/40.sram_ctrl_partial_access.2179199834 Feb 29 01:31:41 PM PST 24 Feb 29 01:34:03 PM PST 24 1305980437 ps
T739 /workspace/coverage/default/44.sram_ctrl_alert_test.1231993222 Feb 29 01:32:17 PM PST 24 Feb 29 01:32:18 PM PST 24 16684444 ps
T740 /workspace/coverage/default/36.sram_ctrl_partial_access.3035244895 Feb 29 01:31:04 PM PST 24 Feb 29 01:31:17 PM PST 24 720701375 ps
T741 /workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.766357084 Feb 29 01:31:31 PM PST 24 Feb 29 01:31:56 PM PST 24 813927540 ps
T742 /workspace/coverage/default/43.sram_ctrl_access_during_key_req.496437575 Feb 29 01:32:19 PM PST 24 Feb 29 02:12:18 PM PST 24 11805617810 ps
T743 /workspace/coverage/default/22.sram_ctrl_stress_pipeline.869782545 Feb 29 01:29:07 PM PST 24 Feb 29 01:33:06 PM PST 24 3208822523 ps
T744 /workspace/coverage/default/5.sram_ctrl_executable.3297919106 Feb 29 01:28:27 PM PST 24 Feb 29 01:46:04 PM PST 24 43231412596 ps
T745 /workspace/coverage/default/35.sram_ctrl_mem_walk.3322340616 Feb 29 01:31:06 PM PST 24 Feb 29 01:33:16 PM PST 24 21935245384 ps
T746 /workspace/coverage/default/16.sram_ctrl_partial_access.3448632803 Feb 29 01:28:53 PM PST 24 Feb 29 01:29:07 PM PST 24 785592688 ps
T747 /workspace/coverage/default/5.sram_ctrl_throughput_w_partial_write.1555026956 Feb 29 01:28:28 PM PST 24 Feb 29 01:30:03 PM PST 24 1599233249 ps
T748 /workspace/coverage/default/18.sram_ctrl_access_during_key_req.1798458921 Feb 29 01:28:47 PM PST 24 Feb 29 01:49:06 PM PST 24 96355952848 ps
T749 /workspace/coverage/default/34.sram_ctrl_partial_access_b2b.2470918260 Feb 29 01:30:37 PM PST 24 Feb 29 01:40:18 PM PST 24 8946352661 ps
T750 /workspace/coverage/default/31.sram_ctrl_max_throughput.4092792658 Feb 29 01:30:13 PM PST 24 Feb 29 01:33:14 PM PST 24 3064171849 ps
T751 /workspace/coverage/default/31.sram_ctrl_access_during_key_req.2387987528 Feb 29 01:30:13 PM PST 24 Feb 29 01:52:47 PM PST 24 20837229423 ps
T752 /workspace/coverage/default/33.sram_ctrl_mem_partial_access.1151397163 Feb 29 01:30:32 PM PST 24 Feb 29 01:32:43 PM PST 24 3685651483 ps
T753 /workspace/coverage/default/40.sram_ctrl_throughput_w_partial_write.685023948 Feb 29 01:31:41 PM PST 24 Feb 29 01:32:10 PM PST 24 5633297268 ps
T754 /workspace/coverage/default/31.sram_ctrl_lc_escalation.1681787347 Feb 29 01:30:15 PM PST 24 Feb 29 01:31:33 PM PST 24 5986525300 ps
T755 /workspace/coverage/default/3.sram_ctrl_partial_access.776622317 Feb 29 01:28:15 PM PST 24 Feb 29 01:29:21 PM PST 24 1243741145 ps
T756 /workspace/coverage/default/47.sram_ctrl_stress_all.2004202235 Feb 29 01:32:55 PM PST 24 Feb 29 02:31:29 PM PST 24 188906715344 ps
T757 /workspace/coverage/default/9.sram_ctrl_mem_partial_access.3224467216 Feb 29 01:28:35 PM PST 24 Feb 29 01:29:46 PM PST 24 11911909513 ps
T758 /workspace/coverage/default/45.sram_ctrl_stress_pipeline.292154959 Feb 29 01:32:21 PM PST 24 Feb 29 01:38:47 PM PST 24 5289654224 ps
T759 /workspace/coverage/default/45.sram_ctrl_partial_access_b2b.4169602441 Feb 29 01:32:20 PM PST 24 Feb 29 01:37:33 PM PST 24 13099422730 ps
T760 /workspace/coverage/default/11.sram_ctrl_regwen.3194201610 Feb 29 01:28:39 PM PST 24 Feb 29 01:30:32 PM PST 24 6332622737 ps
T761 /workspace/coverage/default/21.sram_ctrl_mem_partial_access.988496511 Feb 29 01:29:09 PM PST 24 Feb 29 01:31:25 PM PST 24 4541729263 ps
T762 /workspace/coverage/default/46.sram_ctrl_lc_escalation.1632233012 Feb 29 01:32:43 PM PST 24 Feb 29 01:33:41 PM PST 24 10890597955 ps
T763 /workspace/coverage/default/0.sram_ctrl_access_during_key_req.2202316489 Feb 29 01:28:08 PM PST 24 Feb 29 01:59:26 PM PST 24 48437387269 ps
T764 /workspace/coverage/default/14.sram_ctrl_alert_test.846749411 Feb 29 01:28:42 PM PST 24 Feb 29 01:28:43 PM PST 24 22583814 ps
T765 /workspace/coverage/default/12.sram_ctrl_stress_pipeline.684843540 Feb 29 01:28:41 PM PST 24 Feb 29 01:33:18 PM PST 24 5483825104 ps
T766 /workspace/coverage/default/18.sram_ctrl_alert_test.831545746 Feb 29 01:28:54 PM PST 24 Feb 29 01:28:55 PM PST 24 23407570 ps
T767 /workspace/coverage/default/43.sram_ctrl_stress_all.1761154036 Feb 29 01:32:18 PM PST 24 Feb 29 02:03:43 PM PST 24 219443145542 ps
T768 /workspace/coverage/default/12.sram_ctrl_throughput_w_partial_write.3658535331 Feb 29 01:28:41 PM PST 24 Feb 29 01:30:49 PM PST 24 1566665503 ps
T769 /workspace/coverage/default/17.sram_ctrl_lc_escalation.2462150576 Feb 29 01:28:48 PM PST 24 Feb 29 01:32:27 PM PST 24 33139060838 ps
T770 /workspace/coverage/default/23.sram_ctrl_mem_partial_access.60473665 Feb 29 01:29:18 PM PST 24 Feb 29 01:30:35 PM PST 24 10146324869 ps
T771 /workspace/coverage/default/10.sram_ctrl_regwen.727866176 Feb 29 01:28:39 PM PST 24 Feb 29 01:37:30 PM PST 24 19262762163 ps
T772 /workspace/coverage/default/20.sram_ctrl_smoke.2490204756 Feb 29 01:28:59 PM PST 24 Feb 29 01:29:25 PM PST 24 17285990042 ps
T773 /workspace/coverage/default/21.sram_ctrl_stress_pipeline.2954823002 Feb 29 01:29:11 PM PST 24 Feb 29 01:33:59 PM PST 24 9475747603 ps
T774 /workspace/coverage/default/2.sram_ctrl_partial_access.1388757185 Feb 29 01:28:16 PM PST 24 Feb 29 01:30:18 PM PST 24 3765016143 ps
T775 /workspace/coverage/default/25.sram_ctrl_max_throughput.1936967008 Feb 29 01:29:35 PM PST 24 Feb 29 01:30:11 PM PST 24 1584586255 ps
T776 /workspace/coverage/default/10.sram_ctrl_smoke.1898768236 Feb 29 01:28:40 PM PST 24 Feb 29 01:30:43 PM PST 24 975043447 ps
T777 /workspace/coverage/default/31.sram_ctrl_stress_all.389232299 Feb 29 01:30:25 PM PST 24 Feb 29 01:58:24 PM PST 24 29693267289 ps
T778 /workspace/coverage/default/3.sram_ctrl_mem_partial_access.4202739810 Feb 29 01:28:16 PM PST 24 Feb 29 01:29:32 PM PST 24 3776330842 ps
T779 /workspace/coverage/default/34.sram_ctrl_smoke.596749153 Feb 29 01:30:38 PM PST 24 Feb 29 01:30:57 PM PST 24 906227772 ps
T780 /workspace/coverage/default/10.sram_ctrl_alert_test.3561304611 Feb 29 01:28:40 PM PST 24 Feb 29 01:28:41 PM PST 24 16667902 ps
T781 /workspace/coverage/default/11.sram_ctrl_access_during_key_req.2985712299 Feb 29 01:28:42 PM PST 24 Feb 29 01:39:52 PM PST 24 4409004754 ps
T782 /workspace/coverage/default/42.sram_ctrl_mem_partial_access.548248591 Feb 29 01:32:25 PM PST 24 Feb 29 01:33:43 PM PST 24 5308049657 ps
T783 /workspace/coverage/default/6.sram_ctrl_mem_partial_access.2734100267 Feb 29 01:28:27 PM PST 24 Feb 29 01:29:50 PM PST 24 5225338758 ps
T784 /workspace/coverage/default/29.sram_ctrl_bijection.3091005536 Feb 29 01:30:03 PM PST 24 Feb 29 01:44:38 PM PST 24 28015635668 ps
T785 /workspace/coverage/default/17.sram_ctrl_executable.2892822482 Feb 29 01:28:56 PM PST 24 Feb 29 01:42:06 PM PST 24 40733123935 ps
T786 /workspace/coverage/default/33.sram_ctrl_access_during_key_req.2184548200 Feb 29 01:30:36 PM PST 24 Feb 29 01:44:07 PM PST 24 7565455067 ps
T787 /workspace/coverage/default/18.sram_ctrl_mem_walk.1626472105 Feb 29 01:28:52 PM PST 24 Feb 29 01:30:53 PM PST 24 7891304057 ps
T788 /workspace/coverage/default/49.sram_ctrl_multiple_keys.327323109 Feb 29 01:32:54 PM PST 24 Feb 29 01:44:55 PM PST 24 144537016147 ps
T789 /workspace/coverage/default/24.sram_ctrl_stress_pipeline.1319282897 Feb 29 01:29:20 PM PST 24 Feb 29 01:32:33 PM PST 24 2416703591 ps
T790 /workspace/coverage/default/47.sram_ctrl_regwen.4147043208 Feb 29 01:32:46 PM PST 24 Feb 29 01:45:42 PM PST 24 13942421226 ps
T791 /workspace/coverage/default/25.sram_ctrl_multiple_keys.2918999615 Feb 29 01:29:35 PM PST 24 Feb 29 01:43:01 PM PST 24 7369262896 ps
T792 /workspace/coverage/default/7.sram_ctrl_multiple_keys.285635688 Feb 29 01:28:30 PM PST 24 Feb 29 01:39:04 PM PST 24 68316109260 ps
T793 /workspace/coverage/default/41.sram_ctrl_smoke.302178727 Feb 29 01:32:04 PM PST 24 Feb 29 01:32:32 PM PST 24 1488235439 ps
T794 /workspace/coverage/default/24.sram_ctrl_multiple_keys.725624957 Feb 29 01:29:21 PM PST 24 Feb 29 01:40:04 PM PST 24 4737737478 ps
T795 /workspace/coverage/default/5.sram_ctrl_multiple_keys.686932714 Feb 29 01:28:29 PM PST 24 Feb 29 01:37:07 PM PST 24 2860549784 ps
T796 /workspace/coverage/default/19.sram_ctrl_access_during_key_req.1712404590 Feb 29 01:29:00 PM PST 24 Feb 29 01:43:05 PM PST 24 6554202944 ps
T797 /workspace/coverage/default/38.sram_ctrl_throughput_w_partial_write.4063635201 Feb 29 01:31:23 PM PST 24 Feb 29 01:34:14 PM PST 24 1632730995 ps
T798 /workspace/coverage/default/0.sram_ctrl_smoke.1711076723 Feb 29 01:28:01 PM PST 24 Feb 29 01:28:34 PM PST 24 727022868 ps
T799 /workspace/coverage/default/36.sram_ctrl_access_during_key_req.369074115 Feb 29 01:31:05 PM PST 24 Feb 29 01:57:15 PM PST 24 36296870668 ps
T800 /workspace/coverage/default/40.sram_ctrl_alert_test.1796559220 Feb 29 01:32:03 PM PST 24 Feb 29 01:32:04 PM PST 24 14871025 ps
T801 /workspace/coverage/default/9.sram_ctrl_multiple_keys.1769637449 Feb 29 01:28:32 PM PST 24 Feb 29 01:48:32 PM PST 24 25965436199 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%