Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
99.09 99.81 96.99 100.00 100.00 98.60 99.70 98.52


Total test records in report: 1034
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T295 /workspace/coverage/default/31.sram_ctrl_access_during_key_req.958447914 May 19 12:55:58 PM PDT 24 May 19 01:07:23 PM PDT 24 8909025218 ps
T296 /workspace/coverage/default/43.sram_ctrl_mem_partial_access.1808839359 May 19 12:57:13 PM PDT 24 May 19 12:58:30 PM PDT 24 2354982200 ps
T297 /workspace/coverage/default/1.sram_ctrl_access_during_key_req.4196012202 May 19 12:54:21 PM PDT 24 May 19 01:03:22 PM PDT 24 39520709190 ps
T298 /workspace/coverage/default/6.sram_ctrl_ram_cfg.3256019989 May 19 12:54:44 PM PDT 24 May 19 12:54:49 PM PDT 24 616236626 ps
T299 /workspace/coverage/default/6.sram_ctrl_throughput_w_partial_write.413998115 May 19 12:54:45 PM PDT 24 May 19 12:55:00 PM PDT 24 2766949922 ps
T300 /workspace/coverage/default/26.sram_ctrl_partial_access.2850586805 May 19 12:55:45 PM PDT 24 May 19 12:56:01 PM PDT 24 1747152420 ps
T301 /workspace/coverage/default/32.sram_ctrl_smoke.1341871136 May 19 12:56:04 PM PDT 24 May 19 12:58:02 PM PDT 24 1256541404 ps
T302 /workspace/coverage/default/49.sram_ctrl_mem_walk.1489524374 May 19 12:58:00 PM PDT 24 May 19 01:02:02 PM PDT 24 5800065180 ps
T303 /workspace/coverage/default/38.sram_ctrl_partial_access.2883483681 May 19 12:56:35 PM PDT 24 May 19 12:58:01 PM PDT 24 857366975 ps
T304 /workspace/coverage/default/33.sram_ctrl_ram_cfg.4024042561 May 19 12:56:13 PM PDT 24 May 19 12:56:18 PM PDT 24 1410877048 ps
T305 /workspace/coverage/default/36.sram_ctrl_stress_all.2491793331 May 19 12:56:29 PM PDT 24 May 19 03:03:09 PM PDT 24 439854362168 ps
T306 /workspace/coverage/default/40.sram_ctrl_bijection.1073058655 May 19 12:56:49 PM PDT 24 May 19 01:15:10 PM PDT 24 16070790329 ps
T307 /workspace/coverage/default/25.sram_ctrl_lc_escalation.3958545519 May 19 12:55:43 PM PDT 24 May 19 12:56:20 PM PDT 24 8191065137 ps
T308 /workspace/coverage/default/3.sram_ctrl_regwen.491210753 May 19 12:54:26 PM PDT 24 May 19 01:07:06 PM PDT 24 30490410640 ps
T309 /workspace/coverage/default/44.sram_ctrl_partial_access_b2b.257895040 May 19 12:57:18 PM PDT 24 May 19 01:03:47 PM PDT 24 22729937881 ps
T310 /workspace/coverage/default/35.sram_ctrl_lc_escalation.1058519770 May 19 12:56:27 PM PDT 24 May 19 12:56:41 PM PDT 24 6983734846 ps
T311 /workspace/coverage/default/31.sram_ctrl_max_throughput.2824150932 May 19 12:56:04 PM PDT 24 May 19 12:58:24 PM PDT 24 1474202402 ps
T312 /workspace/coverage/default/46.sram_ctrl_partial_access.55009211 May 19 12:57:30 PM PDT 24 May 19 01:00:16 PM PDT 24 1366769015 ps
T313 /workspace/coverage/default/8.sram_ctrl_alert_test.3359838562 May 19 12:54:58 PM PDT 24 May 19 12:55:00 PM PDT 24 19116360 ps
T314 /workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.2368033390 May 19 12:56:24 PM PDT 24 May 19 12:57:22 PM PDT 24 774608422 ps
T315 /workspace/coverage/default/17.sram_ctrl_partial_access.3052311194 May 19 12:55:18 PM PDT 24 May 19 12:55:31 PM PDT 24 813112158 ps
T316 /workspace/coverage/default/35.sram_ctrl_bijection.2913947331 May 19 12:56:22 PM PDT 24 May 19 01:36:00 PM PDT 24 138331213813 ps
T317 /workspace/coverage/default/3.sram_ctrl_mem_walk.818853145 May 19 12:54:26 PM PDT 24 May 19 12:59:32 PM PDT 24 65511912282 ps
T318 /workspace/coverage/default/34.sram_ctrl_throughput_w_partial_write.1179566233 May 19 12:56:19 PM PDT 24 May 19 12:56:48 PM PDT 24 14328279276 ps
T319 /workspace/coverage/default/26.sram_ctrl_partial_access_b2b.424962122 May 19 12:55:43 PM PDT 24 May 19 01:00:48 PM PDT 24 5883073878 ps
T320 /workspace/coverage/default/2.sram_ctrl_access_during_key_req.3985399944 May 19 12:54:23 PM PDT 24 May 19 01:10:34 PM PDT 24 124549483053 ps
T321 /workspace/coverage/default/45.sram_ctrl_stress_all_with_rand_reset.204044824 May 19 12:57:29 PM PDT 24 May 19 12:57:56 PM PDT 24 8196659821 ps
T322 /workspace/coverage/default/4.sram_ctrl_max_throughput.1985142143 May 19 12:54:33 PM PDT 24 May 19 12:57:17 PM PDT 24 821881868 ps
T323 /workspace/coverage/default/2.sram_ctrl_lc_escalation.2243039525 May 19 12:54:25 PM PDT 24 May 19 12:54:44 PM PDT 24 10615114537 ps
T324 /workspace/coverage/default/17.sram_ctrl_smoke.695436249 May 19 12:55:29 PM PDT 24 May 19 12:55:39 PM PDT 24 611206213 ps
T325 /workspace/coverage/default/32.sram_ctrl_regwen.498901266 May 19 12:56:11 PM PDT 24 May 19 01:11:13 PM PDT 24 17407153892 ps
T326 /workspace/coverage/default/25.sram_ctrl_mem_walk.1839251831 May 19 12:55:48 PM PDT 24 May 19 12:58:08 PM PDT 24 7017199951 ps
T327 /workspace/coverage/default/49.sram_ctrl_regwen.17259888 May 19 12:57:59 PM PDT 24 May 19 01:24:25 PM PDT 24 18344966021 ps
T328 /workspace/coverage/default/18.sram_ctrl_throughput_w_partial_write.2145203018 May 19 12:55:17 PM PDT 24 May 19 12:56:00 PM PDT 24 2848412651 ps
T329 /workspace/coverage/default/37.sram_ctrl_ram_cfg.107220404 May 19 12:56:34 PM PDT 24 May 19 12:56:38 PM PDT 24 695203865 ps
T330 /workspace/coverage/default/48.sram_ctrl_throughput_w_partial_write.4284091293 May 19 12:57:48 PM PDT 24 May 19 12:59:28 PM PDT 24 3051189044 ps
T331 /workspace/coverage/default/32.sram_ctrl_stress_all.4150476206 May 19 12:56:13 PM PDT 24 May 19 01:51:15 PM PDT 24 906045664868 ps
T332 /workspace/coverage/default/12.sram_ctrl_max_throughput.2189494336 May 19 12:55:03 PM PDT 24 May 19 12:55:54 PM PDT 24 759755670 ps
T333 /workspace/coverage/default/1.sram_ctrl_ram_cfg.2620807335 May 19 12:54:23 PM PDT 24 May 19 12:54:29 PM PDT 24 430654749 ps
T334 /workspace/coverage/default/16.sram_ctrl_alert_test.1335461653 May 19 12:55:11 PM PDT 24 May 19 12:55:15 PM PDT 24 24771838 ps
T335 /workspace/coverage/default/0.sram_ctrl_mem_partial_access.2367337083 May 19 12:54:16 PM PDT 24 May 19 12:56:20 PM PDT 24 1596419040 ps
T336 /workspace/coverage/default/38.sram_ctrl_executable.2628670649 May 19 12:56:40 PM PDT 24 May 19 01:06:44 PM PDT 24 90978824640 ps
T337 /workspace/coverage/default/29.sram_ctrl_stress_all.1417116383 May 19 12:55:54 PM PDT 24 May 19 01:27:53 PM PDT 24 163232649768 ps
T338 /workspace/coverage/default/25.sram_ctrl_multiple_keys.1160454558 May 19 12:55:38 PM PDT 24 May 19 01:02:07 PM PDT 24 10741909662 ps
T339 /workspace/coverage/default/15.sram_ctrl_executable.343923902 May 19 12:55:08 PM PDT 24 May 19 01:08:14 PM PDT 24 37350520525 ps
T340 /workspace/coverage/default/40.sram_ctrl_throughput_w_partial_write.3182954691 May 19 12:56:54 PM PDT 24 May 19 12:57:27 PM PDT 24 723419965 ps
T341 /workspace/coverage/default/27.sram_ctrl_stress_all.1313491699 May 19 12:55:44 PM PDT 24 May 19 03:00:28 PM PDT 24 95900467995 ps
T342 /workspace/coverage/default/22.sram_ctrl_executable.2417209017 May 19 12:55:37 PM PDT 24 May 19 01:13:54 PM PDT 24 82713036699 ps
T343 /workspace/coverage/default/46.sram_ctrl_throughput_w_partial_write.70247042 May 19 12:57:33 PM PDT 24 May 19 12:58:09 PM PDT 24 733921398 ps
T344 /workspace/coverage/default/27.sram_ctrl_access_during_key_req.3764942530 May 19 12:55:43 PM PDT 24 May 19 01:03:28 PM PDT 24 33879567667 ps
T345 /workspace/coverage/default/3.sram_ctrl_mem_partial_access.1448559744 May 19 12:54:27 PM PDT 24 May 19 12:56:37 PM PDT 24 3231788543 ps
T346 /workspace/coverage/default/6.sram_ctrl_partial_access.217072793 May 19 12:54:43 PM PDT 24 May 19 12:56:54 PM PDT 24 14012344039 ps
T347 /workspace/coverage/default/20.sram_ctrl_mem_partial_access.2019592525 May 19 12:55:33 PM PDT 24 May 19 12:58:07 PM PDT 24 19896209626 ps
T348 /workspace/coverage/default/5.sram_ctrl_regwen.1871767655 May 19 12:54:36 PM PDT 24 May 19 01:18:32 PM PDT 24 33488448862 ps
T349 /workspace/coverage/default/48.sram_ctrl_regwen.1897644776 May 19 12:57:51 PM PDT 24 May 19 01:06:50 PM PDT 24 41629982153 ps
T350 /workspace/coverage/default/3.sram_ctrl_ram_cfg.2170661912 May 19 12:54:27 PM PDT 24 May 19 12:54:32 PM PDT 24 354318400 ps
T351 /workspace/coverage/default/33.sram_ctrl_stress_all_with_rand_reset.1245852175 May 19 12:56:14 PM PDT 24 May 19 12:58:21 PM PDT 24 3228581700 ps
T352 /workspace/coverage/default/49.sram_ctrl_partial_access.2399563086 May 19 12:57:52 PM PDT 24 May 19 12:57:57 PM PDT 24 1450179852 ps
T353 /workspace/coverage/default/1.sram_ctrl_smoke.1434541969 May 19 12:54:25 PM PDT 24 May 19 12:55:42 PM PDT 24 1709948541 ps
T354 /workspace/coverage/default/31.sram_ctrl_multiple_keys.1842021854 May 19 12:56:02 PM PDT 24 May 19 01:13:01 PM PDT 24 38506285950 ps
T355 /workspace/coverage/default/13.sram_ctrl_stress_pipeline.2037698747 May 19 12:55:09 PM PDT 24 May 19 12:59:49 PM PDT 24 17606764245 ps
T356 /workspace/coverage/default/33.sram_ctrl_mem_partial_access.1310765667 May 19 12:56:12 PM PDT 24 May 19 12:57:26 PM PDT 24 9380752787 ps
T357 /workspace/coverage/default/48.sram_ctrl_stress_pipeline.4188592481 May 19 12:57:44 PM PDT 24 May 19 01:00:50 PM PDT 24 3936789181 ps
T358 /workspace/coverage/default/21.sram_ctrl_stress_pipeline.2583182097 May 19 12:55:28 PM PDT 24 May 19 12:57:53 PM PDT 24 5677496915 ps
T359 /workspace/coverage/default/16.sram_ctrl_executable.1808629911 May 19 12:55:17 PM PDT 24 May 19 01:07:51 PM PDT 24 67115740803 ps
T360 /workspace/coverage/default/24.sram_ctrl_max_throughput.2695268125 May 19 12:55:37 PM PDT 24 May 19 12:56:23 PM PDT 24 3018968777 ps
T361 /workspace/coverage/default/32.sram_ctrl_mem_partial_access.3532608210 May 19 12:56:11 PM PDT 24 May 19 12:57:15 PM PDT 24 5586381257 ps
T362 /workspace/coverage/default/28.sram_ctrl_stress_all.1034682783 May 19 12:55:47 PM PDT 24 May 19 02:14:09 PM PDT 24 84787824888 ps
T363 /workspace/coverage/default/10.sram_ctrl_executable.1597581228 May 19 12:55:08 PM PDT 24 May 19 12:57:37 PM PDT 24 15249008141 ps
T364 /workspace/coverage/default/11.sram_ctrl_mem_walk.885839078 May 19 12:55:04 PM PDT 24 May 19 12:59:11 PM PDT 24 15753785565 ps
T365 /workspace/coverage/default/30.sram_ctrl_bijection.1662815806 May 19 12:55:57 PM PDT 24 May 19 01:20:36 PM PDT 24 299771782369 ps
T366 /workspace/coverage/default/12.sram_ctrl_mem_partial_access.2814832423 May 19 12:55:07 PM PDT 24 May 19 12:56:15 PM PDT 24 3770084081 ps
T367 /workspace/coverage/default/18.sram_ctrl_partial_access.3119595246 May 19 12:55:17 PM PDT 24 May 19 12:55:34 PM PDT 24 2531071271 ps
T368 /workspace/coverage/default/21.sram_ctrl_ram_cfg.3335295534 May 19 12:55:36 PM PDT 24 May 19 12:55:42 PM PDT 24 1349224676 ps
T369 /workspace/coverage/default/47.sram_ctrl_executable.190898888 May 19 12:57:37 PM PDT 24 May 19 01:07:34 PM PDT 24 47661657865 ps
T370 /workspace/coverage/default/42.sram_ctrl_stress_pipeline.26604353 May 19 12:57:06 PM PDT 24 May 19 01:01:53 PM PDT 24 37723018651 ps
T371 /workspace/coverage/default/46.sram_ctrl_ram_cfg.167994130 May 19 12:57:33 PM PDT 24 May 19 12:57:37 PM PDT 24 726126451 ps
T372 /workspace/coverage/default/9.sram_ctrl_stress_all.503005961 May 19 12:55:02 PM PDT 24 May 19 01:58:03 PM PDT 24 52506085139 ps
T373 /workspace/coverage/default/0.sram_ctrl_regwen.3703623470 May 19 12:54:11 PM PDT 24 May 19 01:26:52 PM PDT 24 108572654019 ps
T374 /workspace/coverage/default/3.sram_ctrl_access_during_key_req.710859909 May 19 12:54:35 PM PDT 24 May 19 01:01:10 PM PDT 24 25361086688 ps
T375 /workspace/coverage/default/40.sram_ctrl_lc_escalation.270249765 May 19 12:56:58 PM PDT 24 May 19 12:58:28 PM PDT 24 15667823236 ps
T376 /workspace/coverage/default/7.sram_ctrl_alert_test.3630767932 May 19 12:54:48 PM PDT 24 May 19 12:54:50 PM PDT 24 18681533 ps
T377 /workspace/coverage/default/47.sram_ctrl_mem_walk.819281711 May 19 12:57:42 PM PDT 24 May 19 01:00:11 PM PDT 24 10353874574 ps
T378 /workspace/coverage/default/40.sram_ctrl_mem_partial_access.2065187001 May 19 12:56:55 PM PDT 24 May 19 12:59:35 PM PDT 24 9092973411 ps
T379 /workspace/coverage/default/12.sram_ctrl_access_during_key_req.1233814289 May 19 12:55:02 PM PDT 24 May 19 01:04:12 PM PDT 24 70542073360 ps
T380 /workspace/coverage/default/15.sram_ctrl_access_during_key_req.2150270043 May 19 12:55:19 PM PDT 24 May 19 01:04:51 PM PDT 24 35147528259 ps
T381 /workspace/coverage/default/24.sram_ctrl_stress_all.3237358315 May 19 12:55:41 PM PDT 24 May 19 02:14:30 PM PDT 24 317313219532 ps
T382 /workspace/coverage/default/9.sram_ctrl_multiple_keys.1788578548 May 19 12:54:56 PM PDT 24 May 19 01:15:52 PM PDT 24 23730183735 ps
T383 /workspace/coverage/default/30.sram_ctrl_partial_access.1993003265 May 19 12:55:54 PM PDT 24 May 19 12:55:57 PM PDT 24 360090962 ps
T384 /workspace/coverage/default/25.sram_ctrl_stress_pipeline.1377266436 May 19 12:55:43 PM PDT 24 May 19 01:00:11 PM PDT 24 9910888570 ps
T385 /workspace/coverage/default/31.sram_ctrl_ram_cfg.444938297 May 19 12:56:03 PM PDT 24 May 19 12:56:08 PM PDT 24 348899102 ps
T386 /workspace/coverage/default/28.sram_ctrl_access_during_key_req.2507162929 May 19 12:55:48 PM PDT 24 May 19 01:00:09 PM PDT 24 7855485661 ps
T387 /workspace/coverage/default/40.sram_ctrl_smoke.1973040130 May 19 12:56:51 PM PDT 24 May 19 12:58:06 PM PDT 24 1101358339 ps
T105 /workspace/coverage/default/18.sram_ctrl_stress_all_with_rand_reset.2306627977 May 19 12:55:23 PM PDT 24 May 19 12:56:40 PM PDT 24 7149676214 ps
T388 /workspace/coverage/default/40.sram_ctrl_mem_walk.2082529279 May 19 12:56:55 PM PDT 24 May 19 01:01:33 PM PDT 24 27580703139 ps
T389 /workspace/coverage/default/17.sram_ctrl_mem_walk.3638670118 May 19 12:55:35 PM PDT 24 May 19 12:57:44 PM PDT 24 8966947096 ps
T390 /workspace/coverage/default/16.sram_ctrl_mem_partial_access.2224363425 May 19 12:55:15 PM PDT 24 May 19 12:57:16 PM PDT 24 4119382022 ps
T391 /workspace/coverage/default/45.sram_ctrl_throughput_w_partial_write.2637436166 May 19 12:57:22 PM PDT 24 May 19 12:57:29 PM PDT 24 2790297962 ps
T392 /workspace/coverage/default/24.sram_ctrl_bijection.1854166704 May 19 12:55:38 PM PDT 24 May 19 01:17:13 PM PDT 24 369065695143 ps
T393 /workspace/coverage/default/5.sram_ctrl_max_throughput.2016359421 May 19 12:54:32 PM PDT 24 May 19 12:54:53 PM PDT 24 1496942143 ps
T394 /workspace/coverage/default/30.sram_ctrl_throughput_w_partial_write.2973471012 May 19 12:55:49 PM PDT 24 May 19 12:57:33 PM PDT 24 3141088329 ps
T395 /workspace/coverage/default/15.sram_ctrl_multiple_keys.75171009 May 19 12:55:09 PM PDT 24 May 19 01:04:14 PM PDT 24 5692080075 ps
T396 /workspace/coverage/default/22.sram_ctrl_bijection.3112805730 May 19 12:55:42 PM PDT 24 May 19 01:33:15 PM PDT 24 445080148364 ps
T397 /workspace/coverage/default/28.sram_ctrl_lc_escalation.2371124902 May 19 12:55:45 PM PDT 24 May 19 12:56:49 PM PDT 24 43812233286 ps
T398 /workspace/coverage/default/17.sram_ctrl_multiple_keys.2940249207 May 19 12:55:18 PM PDT 24 May 19 01:11:36 PM PDT 24 21881433600 ps
T399 /workspace/coverage/default/39.sram_ctrl_mem_partial_access.1154762934 May 19 12:56:52 PM PDT 24 May 19 12:59:21 PM PDT 24 8887296101 ps
T400 /workspace/coverage/default/18.sram_ctrl_stress_pipeline.3432207165 May 19 12:55:14 PM PDT 24 May 19 12:58:35 PM PDT 24 2942218331 ps
T401 /workspace/coverage/default/43.sram_ctrl_multiple_keys.2079603975 May 19 12:57:13 PM PDT 24 May 19 01:14:31 PM PDT 24 150839206097 ps
T402 /workspace/coverage/default/36.sram_ctrl_regwen.2555307788 May 19 12:56:31 PM PDT 24 May 19 01:04:58 PM PDT 24 28094593720 ps
T403 /workspace/coverage/default/47.sram_ctrl_lc_escalation.2424263670 May 19 12:57:37 PM PDT 24 May 19 12:58:30 PM PDT 24 8527315734 ps
T404 /workspace/coverage/default/16.sram_ctrl_throughput_w_partial_write.2906055482 May 19 12:55:14 PM PDT 24 May 19 12:56:36 PM PDT 24 3037246093 ps
T405 /workspace/coverage/default/4.sram_ctrl_regwen.3627806359 May 19 12:54:35 PM PDT 24 May 19 12:57:49 PM PDT 24 2514490330 ps
T406 /workspace/coverage/default/31.sram_ctrl_alert_test.4154429938 May 19 12:56:02 PM PDT 24 May 19 12:56:03 PM PDT 24 41110702 ps
T407 /workspace/coverage/default/20.sram_ctrl_regwen.1772789339 May 19 12:55:23 PM PDT 24 May 19 01:19:20 PM PDT 24 5414331371 ps
T408 /workspace/coverage/default/29.sram_ctrl_multiple_keys.3516949418 May 19 12:55:55 PM PDT 24 May 19 01:07:49 PM PDT 24 10760460788 ps
T409 /workspace/coverage/default/8.sram_ctrl_max_throughput.1073689898 May 19 12:54:45 PM PDT 24 May 19 12:55:27 PM PDT 24 781532699 ps
T410 /workspace/coverage/default/0.sram_ctrl_max_throughput.3095521295 May 19 12:54:14 PM PDT 24 May 19 12:54:54 PM PDT 24 6449274519 ps
T411 /workspace/coverage/default/27.sram_ctrl_alert_test.505786838 May 19 12:55:48 PM PDT 24 May 19 12:55:49 PM PDT 24 16390954 ps
T412 /workspace/coverage/default/9.sram_ctrl_bijection.3708212360 May 19 12:55:00 PM PDT 24 May 19 01:24:40 PM PDT 24 26339441403 ps
T413 /workspace/coverage/default/36.sram_ctrl_ram_cfg.1963044426 May 19 12:56:31 PM PDT 24 May 19 12:56:35 PM PDT 24 1533011088 ps
T414 /workspace/coverage/default/19.sram_ctrl_partial_access.2918390336 May 19 12:55:28 PM PDT 24 May 19 12:55:56 PM PDT 24 419380832 ps
T415 /workspace/coverage/default/24.sram_ctrl_regwen.323145391 May 19 12:55:37 PM PDT 24 May 19 01:04:39 PM PDT 24 18585487376 ps
T416 /workspace/coverage/default/45.sram_ctrl_bijection.2354131196 May 19 12:57:23 PM PDT 24 May 19 01:37:37 PM PDT 24 137220989042 ps
T417 /workspace/coverage/default/10.sram_ctrl_partial_access_b2b.2043353668 May 19 12:55:04 PM PDT 24 May 19 01:02:11 PM PDT 24 35151810617 ps
T418 /workspace/coverage/default/22.sram_ctrl_mem_partial_access.794030452 May 19 12:55:39 PM PDT 24 May 19 12:56:45 PM PDT 24 3629864369 ps
T419 /workspace/coverage/default/37.sram_ctrl_multiple_keys.435274264 May 19 12:56:30 PM PDT 24 May 19 12:58:35 PM PDT 24 6547670686 ps
T420 /workspace/coverage/default/29.sram_ctrl_partial_access_b2b.580880262 May 19 12:55:49 PM PDT 24 May 19 01:02:13 PM PDT 24 26730074895 ps
T421 /workspace/coverage/default/4.sram_ctrl_multiple_keys.2330782115 May 19 12:54:30 PM PDT 24 May 19 01:11:08 PM PDT 24 16466292918 ps
T422 /workspace/coverage/default/22.sram_ctrl_max_throughput.3682636590 May 19 12:55:36 PM PDT 24 May 19 12:55:54 PM PDT 24 8649407289 ps
T423 /workspace/coverage/default/19.sram_ctrl_ram_cfg.3659084917 May 19 12:55:19 PM PDT 24 May 19 12:55:25 PM PDT 24 4800034517 ps
T424 /workspace/coverage/default/2.sram_ctrl_executable.296258348 May 19 12:54:20 PM PDT 24 May 19 01:03:38 PM PDT 24 4759158776 ps
T425 /workspace/coverage/default/27.sram_ctrl_partial_access.693101705 May 19 12:55:41 PM PDT 24 May 19 12:56:01 PM PDT 24 2265913970 ps
T426 /workspace/coverage/default/14.sram_ctrl_smoke.2200954735 May 19 12:55:05 PM PDT 24 May 19 12:55:30 PM PDT 24 3774887225 ps
T427 /workspace/coverage/default/28.sram_ctrl_smoke.215229898 May 19 12:55:45 PM PDT 24 May 19 12:55:53 PM PDT 24 2710355988 ps
T428 /workspace/coverage/default/5.sram_ctrl_executable.2527120225 May 19 12:54:32 PM PDT 24 May 19 01:15:45 PM PDT 24 117978703292 ps
T429 /workspace/coverage/default/22.sram_ctrl_access_during_key_req.3023386663 May 19 12:55:37 PM PDT 24 May 19 01:07:13 PM PDT 24 9039838064 ps
T430 /workspace/coverage/default/35.sram_ctrl_regwen.2616589607 May 19 12:56:24 PM PDT 24 May 19 01:10:35 PM PDT 24 15782297750 ps
T431 /workspace/coverage/default/14.sram_ctrl_max_throughput.392117674 May 19 12:55:11 PM PDT 24 May 19 12:55:23 PM PDT 24 696437426 ps
T432 /workspace/coverage/default/6.sram_ctrl_multiple_keys.3257853077 May 19 12:54:44 PM PDT 24 May 19 01:01:45 PM PDT 24 10402646198 ps
T433 /workspace/coverage/default/45.sram_ctrl_regwen.2373798347 May 19 12:57:24 PM PDT 24 May 19 01:10:39 PM PDT 24 19132430077 ps
T434 /workspace/coverage/default/4.sram_ctrl_mem_walk.1127430328 May 19 12:54:35 PM PDT 24 May 19 12:56:36 PM PDT 24 7897348706 ps
T435 /workspace/coverage/default/34.sram_ctrl_ram_cfg.1446343301 May 19 12:56:20 PM PDT 24 May 19 12:56:24 PM PDT 24 2233251973 ps
T436 /workspace/coverage/default/48.sram_ctrl_max_throughput.4118989988 May 19 12:57:44 PM PDT 24 May 19 12:58:17 PM PDT 24 929088743 ps
T437 /workspace/coverage/default/23.sram_ctrl_throughput_w_partial_write.1614542268 May 19 12:55:34 PM PDT 24 May 19 12:58:08 PM PDT 24 802427429 ps
T438 /workspace/coverage/default/40.sram_ctrl_stress_all.1406360263 May 19 12:56:55 PM PDT 24 May 19 01:47:53 PM PDT 24 1005264295444 ps
T439 /workspace/coverage/default/2.sram_ctrl_partial_access.4160661403 May 19 12:54:26 PM PDT 24 May 19 12:54:38 PM PDT 24 768773726 ps
T440 /workspace/coverage/default/43.sram_ctrl_ram_cfg.3367333848 May 19 12:57:11 PM PDT 24 May 19 12:57:15 PM PDT 24 343369341 ps
T441 /workspace/coverage/default/15.sram_ctrl_mem_partial_access.15627321 May 19 12:55:08 PM PDT 24 May 19 12:57:09 PM PDT 24 4593731547 ps
T442 /workspace/coverage/default/8.sram_ctrl_stress_all.3762726476 May 19 12:54:49 PM PDT 24 May 19 01:53:57 PM PDT 24 186006232306 ps
T443 /workspace/coverage/default/18.sram_ctrl_lc_escalation.1270621240 May 19 12:55:21 PM PDT 24 May 19 12:56:36 PM PDT 24 47986456813 ps
T444 /workspace/coverage/default/25.sram_ctrl_partial_access.626993780 May 19 12:55:40 PM PDT 24 May 19 12:55:56 PM PDT 24 2952608505 ps
T445 /workspace/coverage/default/29.sram_ctrl_throughput_w_partial_write.3601075985 May 19 12:55:53 PM PDT 24 May 19 12:57:10 PM PDT 24 3275946736 ps
T446 /workspace/coverage/default/47.sram_ctrl_regwen.3154969746 May 19 12:57:36 PM PDT 24 May 19 12:58:18 PM PDT 24 5157146219 ps
T447 /workspace/coverage/default/49.sram_ctrl_executable.2324552162 May 19 12:57:52 PM PDT 24 May 19 01:14:52 PM PDT 24 13981225780 ps
T448 /workspace/coverage/default/24.sram_ctrl_ram_cfg.4289895395 May 19 12:55:35 PM PDT 24 May 19 12:55:40 PM PDT 24 1343211083 ps
T449 /workspace/coverage/default/13.sram_ctrl_executable.3046524991 May 19 12:55:13 PM PDT 24 May 19 01:10:57 PM PDT 24 33731004809 ps
T450 /workspace/coverage/default/1.sram_ctrl_multiple_keys.389837721 May 19 12:54:25 PM PDT 24 May 19 01:13:44 PM PDT 24 33286807109 ps
T451 /workspace/coverage/default/21.sram_ctrl_executable.1417966317 May 19 12:55:39 PM PDT 24 May 19 01:07:12 PM PDT 24 20904885821 ps
T452 /workspace/coverage/default/43.sram_ctrl_regwen.2657743310 May 19 12:57:12 PM PDT 24 May 19 01:19:01 PM PDT 24 31125380810 ps
T453 /workspace/coverage/default/44.sram_ctrl_stress_pipeline.192329011 May 19 12:57:18 PM PDT 24 May 19 01:00:16 PM PDT 24 4176709309 ps
T454 /workspace/coverage/default/2.sram_ctrl_regwen.2453827780 May 19 12:54:25 PM PDT 24 May 19 01:12:08 PM PDT 24 54332068475 ps
T455 /workspace/coverage/default/21.sram_ctrl_mem_walk.378938136 May 19 12:55:36 PM PDT 24 May 19 12:57:48 PM PDT 24 39500158927 ps
T106 /workspace/coverage/default/42.sram_ctrl_stress_all_with_rand_reset.2559028533 May 19 12:57:12 PM PDT 24 May 19 01:00:17 PM PDT 24 5189321228 ps
T456 /workspace/coverage/default/13.sram_ctrl_ram_cfg.3067700038 May 19 12:55:09 PM PDT 24 May 19 12:55:16 PM PDT 24 372781391 ps
T457 /workspace/coverage/default/49.sram_ctrl_access_during_key_req.831748476 May 19 12:57:56 PM PDT 24 May 19 01:03:11 PM PDT 24 7099730911 ps
T458 /workspace/coverage/default/20.sram_ctrl_access_during_key_req.4036527881 May 19 12:55:27 PM PDT 24 May 19 01:08:22 PM PDT 24 41180100128 ps
T459 /workspace/coverage/default/36.sram_ctrl_partial_access.1464264434 May 19 12:56:24 PM PDT 24 May 19 12:56:43 PM PDT 24 634942562 ps
T460 /workspace/coverage/default/27.sram_ctrl_bijection.1988884752 May 19 12:55:44 PM PDT 24 May 19 01:20:39 PM PDT 24 90495164073 ps
T461 /workspace/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.1799214650 May 19 12:54:22 PM PDT 24 May 19 12:54:35 PM PDT 24 678862534 ps
T462 /workspace/coverage/default/11.sram_ctrl_alert_test.978504454 May 19 12:55:07 PM PDT 24 May 19 12:55:12 PM PDT 24 12942054 ps
T463 /workspace/coverage/default/24.sram_ctrl_smoke.2262172240 May 19 12:55:38 PM PDT 24 May 19 12:56:01 PM PDT 24 12305826129 ps
T464 /workspace/coverage/default/46.sram_ctrl_mem_walk.2286511988 May 19 12:57:36 PM PDT 24 May 19 01:02:39 PM PDT 24 21534239047 ps
T465 /workspace/coverage/default/22.sram_ctrl_multiple_keys.2512086086 May 19 12:55:35 PM PDT 24 May 19 12:59:21 PM PDT 24 1408554904 ps
T466 /workspace/coverage/default/34.sram_ctrl_stress_pipeline.542479378 May 19 12:56:19 PM PDT 24 May 19 01:00:33 PM PDT 24 4432893363 ps
T467 /workspace/coverage/default/12.sram_ctrl_multiple_keys.2310677353 May 19 12:55:03 PM PDT 24 May 19 01:07:12 PM PDT 24 81346270899 ps
T468 /workspace/coverage/default/26.sram_ctrl_lc_escalation.256644026 May 19 12:55:40 PM PDT 24 May 19 12:56:38 PM PDT 24 68857998177 ps
T469 /workspace/coverage/default/5.sram_ctrl_bijection.3574709005 May 19 12:54:49 PM PDT 24 May 19 01:25:11 PM PDT 24 55322737699 ps
T470 /workspace/coverage/default/35.sram_ctrl_partial_access.3770534706 May 19 12:56:21 PM PDT 24 May 19 12:56:28 PM PDT 24 872514160 ps
T471 /workspace/coverage/default/34.sram_ctrl_stress_all.1814686778 May 19 12:56:18 PM PDT 24 May 19 02:08:29 PM PDT 24 731255881722 ps
T472 /workspace/coverage/default/2.sram_ctrl_alert_test.3393392705 May 19 12:54:34 PM PDT 24 May 19 12:54:37 PM PDT 24 143856030 ps
T473 /workspace/coverage/default/26.sram_ctrl_executable.3919386060 May 19 12:55:42 PM PDT 24 May 19 01:12:39 PM PDT 24 13332231290 ps
T474 /workspace/coverage/default/47.sram_ctrl_partial_access.3094868933 May 19 12:57:37 PM PDT 24 May 19 12:57:54 PM PDT 24 1260971993 ps
T475 /workspace/coverage/default/14.sram_ctrl_stress_pipeline.3204261765 May 19 12:55:27 PM PDT 24 May 19 12:59:26 PM PDT 24 3677389608 ps
T476 /workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.2724822527 May 19 12:57:01 PM PDT 24 May 19 12:57:16 PM PDT 24 1656794512 ps
T477 /workspace/coverage/default/34.sram_ctrl_mem_walk.2022272930 May 19 12:56:16 PM PDT 24 May 19 01:00:15 PM PDT 24 8212662650 ps
T478 /workspace/coverage/default/36.sram_ctrl_executable.660520685 May 19 12:56:29 PM PDT 24 May 19 01:15:03 PM PDT 24 16038965842 ps
T479 /workspace/coverage/default/2.sram_ctrl_stress_all.3623337806 May 19 12:54:24 PM PDT 24 May 19 02:41:04 PM PDT 24 1018464727811 ps
T480 /workspace/coverage/default/0.sram_ctrl_bijection.3732879648 May 19 12:54:14 PM PDT 24 May 19 01:21:46 PM PDT 24 73721695519 ps
T481 /workspace/coverage/default/38.sram_ctrl_access_during_key_req.3597487985 May 19 12:56:41 PM PDT 24 May 19 01:25:02 PM PDT 24 83970781429 ps
T482 /workspace/coverage/default/18.sram_ctrl_bijection.3109337353 May 19 12:55:23 PM PDT 24 May 19 01:33:14 PM PDT 24 405065845644 ps
T483 /workspace/coverage/default/35.sram_ctrl_stress_pipeline.1814781875 May 19 12:56:22 PM PDT 24 May 19 12:59:51 PM PDT 24 2878677065 ps
T484 /workspace/coverage/default/17.sram_ctrl_executable.839089706 May 19 12:55:15 PM PDT 24 May 19 01:03:45 PM PDT 24 77249317900 ps
T485 /workspace/coverage/default/42.sram_ctrl_access_during_key_req.3946390457 May 19 12:57:05 PM PDT 24 May 19 01:07:50 PM PDT 24 34180720968 ps
T486 /workspace/coverage/default/28.sram_ctrl_alert_test.3826267676 May 19 12:55:57 PM PDT 24 May 19 12:55:59 PM PDT 24 38878060 ps
T487 /workspace/coverage/default/21.sram_ctrl_smoke.677747925 May 19 12:55:28 PM PDT 24 May 19 12:56:12 PM PDT 24 1041084845 ps
T488 /workspace/coverage/default/44.sram_ctrl_max_throughput.4112075540 May 19 12:57:17 PM PDT 24 May 19 01:00:05 PM PDT 24 798429455 ps
T489 /workspace/coverage/default/34.sram_ctrl_executable.953478515 May 19 12:56:19 PM PDT 24 May 19 01:05:35 PM PDT 24 15019956743 ps
T490 /workspace/coverage/default/22.sram_ctrl_regwen.646336132 May 19 12:55:28 PM PDT 24 May 19 01:01:19 PM PDT 24 2925705423 ps
T491 /workspace/coverage/default/20.sram_ctrl_executable.1108552895 May 19 12:55:18 PM PDT 24 May 19 12:58:15 PM PDT 24 3225109514 ps
T492 /workspace/coverage/default/28.sram_ctrl_stress_all_with_rand_reset.3848520053 May 19 12:55:44 PM PDT 24 May 19 12:56:02 PM PDT 24 1744567628 ps
T493 /workspace/coverage/default/31.sram_ctrl_bijection.1312886433 May 19 12:55:57 PM PDT 24 May 19 01:13:12 PM PDT 24 96346417433 ps
T494 /workspace/coverage/default/19.sram_ctrl_alert_test.1255683038 May 19 12:55:21 PM PDT 24 May 19 12:55:23 PM PDT 24 51233961 ps
T495 /workspace/coverage/default/3.sram_ctrl_stress_all.1964372855 May 19 12:54:30 PM PDT 24 May 19 02:39:37 PM PDT 24 126898553403 ps
T496 /workspace/coverage/default/26.sram_ctrl_regwen.383535799 May 19 12:55:40 PM PDT 24 May 19 01:17:31 PM PDT 24 14567432684 ps
T497 /workspace/coverage/default/19.sram_ctrl_regwen.2457733387 May 19 12:55:29 PM PDT 24 May 19 01:11:28 PM PDT 24 3848138744 ps
T498 /workspace/coverage/default/23.sram_ctrl_smoke.2162442448 May 19 12:55:37 PM PDT 24 May 19 12:55:48 PM PDT 24 2414424363 ps
T499 /workspace/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.2101599742 May 19 12:56:17 PM PDT 24 May 19 12:56:45 PM PDT 24 700994617 ps
T500 /workspace/coverage/default/39.sram_ctrl_regwen.3486181425 May 19 12:56:50 PM PDT 24 May 19 01:07:15 PM PDT 24 7990605531 ps
T501 /workspace/coverage/default/8.sram_ctrl_partial_access.2760205553 May 19 12:54:50 PM PDT 24 May 19 12:55:12 PM PDT 24 682353122 ps
T502 /workspace/coverage/default/7.sram_ctrl_partial_access.4123386751 May 19 12:54:49 PM PDT 24 May 19 12:55:11 PM PDT 24 1180565497 ps
T503 /workspace/coverage/default/22.sram_ctrl_alert_test.1888709664 May 19 12:55:36 PM PDT 24 May 19 12:55:40 PM PDT 24 33985572 ps
T504 /workspace/coverage/default/28.sram_ctrl_mem_walk.2224524955 May 19 12:55:47 PM PDT 24 May 19 12:58:37 PM PDT 24 36900165882 ps
T505 /workspace/coverage/default/47.sram_ctrl_stress_pipeline.273418975 May 19 12:57:38 PM PDT 24 May 19 01:02:48 PM PDT 24 34989770249 ps
T506 /workspace/coverage/default/23.sram_ctrl_mem_partial_access.3898928671 May 19 12:55:33 PM PDT 24 May 19 12:57:33 PM PDT 24 1651591922 ps
T507 /workspace/coverage/default/46.sram_ctrl_access_during_key_req.3404532098 May 19 12:57:31 PM PDT 24 May 19 01:08:53 PM PDT 24 10979920748 ps
T508 /workspace/coverage/default/32.sram_ctrl_bijection.11676364 May 19 12:56:03 PM PDT 24 May 19 01:15:52 PM PDT 24 34778505075 ps
T509 /workspace/coverage/default/39.sram_ctrl_executable.1539421815 May 19 12:56:51 PM PDT 24 May 19 01:12:46 PM PDT 24 33029678160 ps
T510 /workspace/coverage/default/2.sram_ctrl_max_throughput.2383045986 May 19 12:54:17 PM PDT 24 May 19 12:54:34 PM PDT 24 1386947243 ps
T511 /workspace/coverage/default/20.sram_ctrl_throughput_w_partial_write.3684867555 May 19 12:55:17 PM PDT 24 May 19 12:56:37 PM PDT 24 3135947574 ps
T512 /workspace/coverage/default/9.sram_ctrl_regwen.3355296622 May 19 12:54:57 PM PDT 24 May 19 01:06:22 PM PDT 24 7609683183 ps
T513 /workspace/coverage/default/12.sram_ctrl_ram_cfg.2906892422 May 19 12:55:01 PM PDT 24 May 19 12:55:07 PM PDT 24 404048228 ps
T514 /workspace/coverage/default/49.sram_ctrl_max_throughput.636285821 May 19 12:57:53 PM PDT 24 May 19 12:59:31 PM PDT 24 1477240045 ps
T515 /workspace/coverage/default/4.sram_ctrl_ram_cfg.2429936794 May 19 12:54:36 PM PDT 24 May 19 12:54:41 PM PDT 24 360013585 ps
T516 /workspace/coverage/default/47.sram_ctrl_smoke.2773272806 May 19 12:57:33 PM PDT 24 May 19 12:57:46 PM PDT 24 505960994 ps
T517 /workspace/coverage/default/27.sram_ctrl_executable.3971905963 May 19 12:55:44 PM PDT 24 May 19 01:02:35 PM PDT 24 24041475988 ps
T518 /workspace/coverage/default/16.sram_ctrl_stress_all_with_rand_reset.2285632811 May 19 12:55:22 PM PDT 24 May 19 12:56:40 PM PDT 24 5937770342 ps
T519 /workspace/coverage/default/4.sram_ctrl_stress_pipeline.1814977881 May 19 12:54:31 PM PDT 24 May 19 01:00:15 PM PDT 24 22188809763 ps
T520 /workspace/coverage/default/15.sram_ctrl_max_throughput.1803660851 May 19 12:55:18 PM PDT 24 May 19 12:56:16 PM PDT 24 3030613517 ps
T521 /workspace/coverage/default/33.sram_ctrl_lc_escalation.1023605644 May 19 12:56:11 PM PDT 24 May 19 12:58:04 PM PDT 24 65031798079 ps
T522 /workspace/coverage/default/13.sram_ctrl_lc_escalation.1547987481 May 19 12:55:05 PM PDT 24 May 19 12:56:41 PM PDT 24 73645197311 ps
T523 /workspace/coverage/default/16.sram_ctrl_smoke.3891511719 May 19 12:55:08 PM PDT 24 May 19 12:57:02 PM PDT 24 540845042 ps
T524 /workspace/coverage/default/45.sram_ctrl_ram_cfg.4072140541 May 19 12:57:30 PM PDT 24 May 19 12:57:34 PM PDT 24 489874702 ps
T525 /workspace/coverage/default/48.sram_ctrl_mem_partial_access.3455087843 May 19 12:57:48 PM PDT 24 May 19 01:00:17 PM PDT 24 18871941238 ps
T526 /workspace/coverage/default/4.sram_ctrl_stress_all.2288214478 May 19 12:54:30 PM PDT 24 May 19 02:10:03 PM PDT 24 771657392113 ps
T527 /workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.4020840477 May 19 12:57:37 PM PDT 24 May 19 12:58:15 PM PDT 24 5561992835 ps
T528 /workspace/coverage/default/23.sram_ctrl_lc_escalation.3364325807 May 19 12:55:36 PM PDT 24 May 19 12:57:47 PM PDT 24 240764246886 ps
T529 /workspace/coverage/default/33.sram_ctrl_max_throughput.2479942593 May 19 12:56:15 PM PDT 24 May 19 12:58:05 PM PDT 24 810474081 ps
T530 /workspace/coverage/default/36.sram_ctrl_bijection.2841342358 May 19 12:56:28 PM PDT 24 May 19 01:40:31 PM PDT 24 634449668686 ps
T531 /workspace/coverage/default/42.sram_ctrl_executable.3507228555 May 19 12:57:05 PM PDT 24 May 19 01:21:03 PM PDT 24 70204735808 ps
T532 /workspace/coverage/default/39.sram_ctrl_max_throughput.13689030 May 19 12:56:43 PM PDT 24 May 19 12:57:18 PM PDT 24 1518120878 ps
T533 /workspace/coverage/default/38.sram_ctrl_multiple_keys.1595829712 May 19 12:56:33 PM PDT 24 May 19 01:13:01 PM PDT 24 7974454920 ps
T534 /workspace/coverage/default/39.sram_ctrl_ram_cfg.3769418657 May 19 12:56:51 PM PDT 24 May 19 12:56:55 PM PDT 24 433277636 ps
T535 /workspace/coverage/default/27.sram_ctrl_partial_access_b2b.748215642 May 19 12:55:45 PM PDT 24 May 19 01:04:25 PM PDT 24 25860144845 ps
T536 /workspace/coverage/default/5.sram_ctrl_mem_partial_access.3935632891 May 19 12:54:48 PM PDT 24 May 19 12:56:05 PM PDT 24 9675680388 ps
T537 /workspace/coverage/default/38.sram_ctrl_alert_test.1288990410 May 19 12:56:39 PM PDT 24 May 19 12:56:40 PM PDT 24 32628109 ps
T538 /workspace/coverage/default/49.sram_ctrl_stress_all_with_rand_reset.2484592119 May 19 12:57:59 PM PDT 24 May 19 12:58:16 PM PDT 24 580661528 ps
T539 /workspace/coverage/default/6.sram_ctrl_executable.3214669748 May 19 12:54:45 PM PDT 24 May 19 01:01:37 PM PDT 24 3371536819 ps
T540 /workspace/coverage/default/47.sram_ctrl_multiple_keys.2105079616 May 19 12:57:38 PM PDT 24 May 19 12:57:53 PM PDT 24 740622220 ps
T541 /workspace/coverage/default/25.sram_ctrl_smoke.72398948 May 19 12:55:35 PM PDT 24 May 19 12:55:46 PM PDT 24 1461044000 ps
T542 /workspace/coverage/default/17.sram_ctrl_ram_cfg.4240487017 May 19 12:55:23 PM PDT 24 May 19 12:55:29 PM PDT 24 374903258 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%