Group : sram_ctrl_env_pkg::sram_ctrl_env_cov#(15)::subword_access_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : sram_ctrl_env_pkg::sram_ctrl_env_cov#(15)::subword_access_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_sram_ctrl_env_0.1/sram_ctrl_env_cov.sv



Summary for Group sram_ctrl_env_pkg::sram_ctrl_env_cov#(15)::subword_access_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 7 0 7 100.00
Crosses 10 0 10 100.00


Variables for Group sram_ctrl_env_pkg::sram_ctrl_env_cov#(15)::subword_access_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
subword_granularity_cp 5 0 5 100.00 100 1 1 0
subword_we_cp 2 0 2 100.00 100 1 1 2


Crosses for Group sram_ctrl_env_pkg::sram_ctrl_env_cov#(15)::subword_access_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
subword_access 10 0 10 100.00 100 1 1 0


Summary for Variable subword_granularity_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 5 0 5 100.00


User Defined Bins for subword_granularity_cp

Excluded/Illegal bins
NAMECOUNTSTATUS
ill_access 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
word_access 132994117 1 T1 88883 T2 78888 T4 1635
triple_byte_access 2744097 1 T1 1816 T2 1604 T4 3536
halfword_access 4216108 1 T1 2561 T2 2368 T4 6626
byte_access 5902346 1 T1 3615 T2 3016 T4 12512
zero_access 1797960 1 T1 810 T2 741 T4 7382



Summary for Variable subword_we_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for subword_we_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 73786714 1 T1 54102 T2 43360 T4 15586
auto[1] 73867914 1 T1 43583 T2 43257 T4 16105



Summary for Cross subword_access

Samples crossed: subword_we_cp subword_granularity_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 10 0 10 100.00


Automatically Generated Cross Bins for subword_access

Bins
subword_we_cpsubword_granularity_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] word_access 66308553 1 T1 49252 T2 39545 T4 146
auto[0] triple_byte_access 1306880 1 T1 994 T2 770 T4 633
auto[0] halfword_access 2060929 1 T1 1410 T2 1169 T4 2231
auto[0] byte_access 3029710 1 T1 2000 T2 1519 T4 6668
auto[0] zero_access 1080642 1 T1 446 T2 357 T4 5908
auto[1] word_access 66685564 1 T1 39631 T2 39343 T4 1489
auto[1] triple_byte_access 1437217 1 T1 822 T2 834 T4 2903
auto[1] halfword_access 2155179 1 T1 1151 T2 1199 T4 4395
auto[1] byte_access 2872636 1 T1 1615 T2 1497 T4 5844
auto[1] zero_access 717318 1 T1 364 T2 384 T4 1474

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%