Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.97 99.19 94.27 99.72 100.00 96.03 99.12 97.44


Total test records in report: 1037
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T540 /workspace/coverage/default/15.sram_ctrl_max_throughput.1491459764 Jun 24 06:08:36 PM PDT 24 Jun 24 06:08:54 PM PDT 24 719841941 ps
T541 /workspace/coverage/default/40.sram_ctrl_ram_cfg.2056339537 Jun 24 06:11:11 PM PDT 24 Jun 24 06:11:16 PM PDT 24 691864307 ps
T542 /workspace/coverage/default/25.sram_ctrl_mem_partial_access.3682362197 Jun 24 06:09:02 PM PDT 24 Jun 24 06:10:22 PM PDT 24 8768214519 ps
T543 /workspace/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.903290833 Jun 24 06:08:36 PM PDT 24 Jun 24 06:09:05 PM PDT 24 896117451 ps
T544 /workspace/coverage/default/8.sram_ctrl_multiple_keys.3999390863 Jun 24 06:08:24 PM PDT 24 Jun 24 06:26:33 PM PDT 24 31024927499 ps
T545 /workspace/coverage/default/10.sram_ctrl_lc_escalation.2349184435 Jun 24 06:08:15 PM PDT 24 Jun 24 06:09:41 PM PDT 24 47769477732 ps
T546 /workspace/coverage/default/42.sram_ctrl_bijection.2521493666 Jun 24 06:11:24 PM PDT 24 Jun 24 06:23:13 PM PDT 24 32793733293 ps
T547 /workspace/coverage/default/23.sram_ctrl_ram_cfg.1875543668 Jun 24 06:08:59 PM PDT 24 Jun 24 06:09:04 PM PDT 24 1199978861 ps
T548 /workspace/coverage/default/25.sram_ctrl_smoke.93132408 Jun 24 06:09:00 PM PDT 24 Jun 24 06:09:23 PM PDT 24 1421772750 ps
T549 /workspace/coverage/default/7.sram_ctrl_executable.2634329300 Jun 24 06:08:15 PM PDT 24 Jun 24 06:21:38 PM PDT 24 5677295598 ps
T550 /workspace/coverage/default/10.sram_ctrl_smoke.777249179 Jun 24 06:08:18 PM PDT 24 Jun 24 06:08:37 PM PDT 24 3422708992 ps
T551 /workspace/coverage/default/14.sram_ctrl_stress_pipeline.1440952483 Jun 24 06:08:34 PM PDT 24 Jun 24 06:13:49 PM PDT 24 10097469598 ps
T552 /workspace/coverage/default/11.sram_ctrl_max_throughput.104153495 Jun 24 06:08:31 PM PDT 24 Jun 24 06:08:39 PM PDT 24 705864557 ps
T553 /workspace/coverage/default/3.sram_ctrl_max_throughput.179694271 Jun 24 06:08:03 PM PDT 24 Jun 24 06:08:15 PM PDT 24 3589288044 ps
T554 /workspace/coverage/default/31.sram_ctrl_access_during_key_req.2665566629 Jun 24 06:09:45 PM PDT 24 Jun 24 06:34:01 PM PDT 24 32263316119 ps
T555 /workspace/coverage/default/35.sram_ctrl_stress_pipeline.848214936 Jun 24 06:10:14 PM PDT 24 Jun 24 06:15:12 PM PDT 24 17400312612 ps
T556 /workspace/coverage/default/1.sram_ctrl_access_during_key_req.513527280 Jun 24 06:07:54 PM PDT 24 Jun 24 06:09:34 PM PDT 24 3942906836 ps
T557 /workspace/coverage/default/19.sram_ctrl_bijection.1339857240 Jun 24 06:08:47 PM PDT 24 Jun 24 06:23:08 PM PDT 24 38602266020 ps
T558 /workspace/coverage/default/26.sram_ctrl_access_during_key_req.3161916569 Jun 24 06:09:11 PM PDT 24 Jun 24 06:24:49 PM PDT 24 55983500765 ps
T559 /workspace/coverage/default/20.sram_ctrl_multiple_keys.1289232232 Jun 24 06:08:48 PM PDT 24 Jun 24 06:14:25 PM PDT 24 4241895138 ps
T111 /workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.1266785076 Jun 24 06:08:41 PM PDT 24 Jun 24 06:11:46 PM PDT 24 4780525511 ps
T560 /workspace/coverage/default/17.sram_ctrl_lc_escalation.1265365413 Jun 24 06:08:33 PM PDT 24 Jun 24 06:09:51 PM PDT 24 11916375189 ps
T561 /workspace/coverage/default/18.sram_ctrl_alert_test.806230693 Jun 24 06:08:39 PM PDT 24 Jun 24 06:08:43 PM PDT 24 31144298 ps
T562 /workspace/coverage/default/30.sram_ctrl_stress_all_with_rand_reset.512284809 Jun 24 06:09:37 PM PDT 24 Jun 24 06:09:51 PM PDT 24 522033017 ps
T563 /workspace/coverage/default/48.sram_ctrl_max_throughput.2634917996 Jun 24 06:12:25 PM PDT 24 Jun 24 06:13:16 PM PDT 24 735531399 ps
T564 /workspace/coverage/default/23.sram_ctrl_max_throughput.1175477022 Jun 24 06:08:59 PM PDT 24 Jun 24 06:09:18 PM PDT 24 742443744 ps
T565 /workspace/coverage/default/31.sram_ctrl_alert_test.480316694 Jun 24 06:09:47 PM PDT 24 Jun 24 06:09:48 PM PDT 24 14206497 ps
T566 /workspace/coverage/default/43.sram_ctrl_max_throughput.117861127 Jun 24 06:11:32 PM PDT 24 Jun 24 06:11:44 PM PDT 24 3811318871 ps
T567 /workspace/coverage/default/11.sram_ctrl_multiple_keys.1812860125 Jun 24 06:08:28 PM PDT 24 Jun 24 06:17:52 PM PDT 24 32345683043 ps
T568 /workspace/coverage/default/9.sram_ctrl_stress_all.751804181 Jun 24 06:08:20 PM PDT 24 Jun 24 06:57:00 PM PDT 24 358184277230 ps
T569 /workspace/coverage/default/44.sram_ctrl_stress_pipeline.2924128298 Jun 24 06:11:37 PM PDT 24 Jun 24 06:17:28 PM PDT 24 5567354530 ps
T570 /workspace/coverage/default/36.sram_ctrl_bijection.741326399 Jun 24 06:10:24 PM PDT 24 Jun 24 06:20:02 PM PDT 24 30791623919 ps
T571 /workspace/coverage/default/5.sram_ctrl_stress_pipeline.1274676863 Jun 24 06:08:05 PM PDT 24 Jun 24 06:12:29 PM PDT 24 7870818923 ps
T572 /workspace/coverage/default/44.sram_ctrl_bijection.3978987047 Jun 24 06:11:42 PM PDT 24 Jun 24 06:45:39 PM PDT 24 116110489771 ps
T573 /workspace/coverage/default/6.sram_ctrl_throughput_w_partial_write.3599512378 Jun 24 06:08:11 PM PDT 24 Jun 24 06:09:15 PM PDT 24 795486523 ps
T574 /workspace/coverage/default/12.sram_ctrl_ram_cfg.2562253152 Jun 24 06:08:45 PM PDT 24 Jun 24 06:08:51 PM PDT 24 1413166588 ps
T575 /workspace/coverage/default/36.sram_ctrl_smoke.2695660345 Jun 24 06:10:24 PM PDT 24 Jun 24 06:10:42 PM PDT 24 1115981891 ps
T576 /workspace/coverage/default/10.sram_ctrl_ram_cfg.2290065700 Jun 24 06:08:32 PM PDT 24 Jun 24 06:08:37 PM PDT 24 658559867 ps
T577 /workspace/coverage/default/41.sram_ctrl_partial_access_b2b.1810442179 Jun 24 06:11:11 PM PDT 24 Jun 24 06:20:38 PM PDT 24 88852623709 ps
T578 /workspace/coverage/default/8.sram_ctrl_regwen.2843228113 Jun 24 06:08:14 PM PDT 24 Jun 24 06:30:34 PM PDT 24 13962367354 ps
T579 /workspace/coverage/default/7.sram_ctrl_stress_pipeline.1600855574 Jun 24 06:08:05 PM PDT 24 Jun 24 06:13:26 PM PDT 24 9490884264 ps
T580 /workspace/coverage/default/28.sram_ctrl_regwen.140794073 Jun 24 06:09:22 PM PDT 24 Jun 24 06:17:37 PM PDT 24 6803991971 ps
T581 /workspace/coverage/default/29.sram_ctrl_multiple_keys.853394720 Jun 24 06:09:30 PM PDT 24 Jun 24 06:16:05 PM PDT 24 15659223825 ps
T582 /workspace/coverage/default/31.sram_ctrl_throughput_w_partial_write.1003733868 Jun 24 06:09:46 PM PDT 24 Jun 24 06:11:35 PM PDT 24 1620823232 ps
T583 /workspace/coverage/default/32.sram_ctrl_partial_access.4127886818 Jun 24 06:09:46 PM PDT 24 Jun 24 06:09:55 PM PDT 24 2354757081 ps
T584 /workspace/coverage/default/22.sram_ctrl_bijection.3457264163 Jun 24 06:08:51 PM PDT 24 Jun 24 06:25:26 PM PDT 24 43850104676 ps
T585 /workspace/coverage/default/4.sram_ctrl_regwen.1551856971 Jun 24 06:08:03 PM PDT 24 Jun 24 06:13:44 PM PDT 24 5599834863 ps
T586 /workspace/coverage/default/44.sram_ctrl_alert_test.3675986945 Jun 24 06:11:49 PM PDT 24 Jun 24 06:11:51 PM PDT 24 131544875 ps
T587 /workspace/coverage/default/6.sram_ctrl_stress_all.3009614206 Jun 24 06:08:11 PM PDT 24 Jun 24 07:11:35 PM PDT 24 141167590694 ps
T588 /workspace/coverage/default/35.sram_ctrl_lc_escalation.1752252741 Jun 24 06:10:16 PM PDT 24 Jun 24 06:11:24 PM PDT 24 11150197123 ps
T589 /workspace/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.1292449310 Jun 24 06:08:14 PM PDT 24 Jun 24 06:08:35 PM PDT 24 2052872039 ps
T590 /workspace/coverage/default/44.sram_ctrl_multiple_keys.1650216874 Jun 24 06:11:38 PM PDT 24 Jun 24 06:15:16 PM PDT 24 2423767253 ps
T591 /workspace/coverage/default/23.sram_ctrl_mem_walk.3420359037 Jun 24 06:08:55 PM PDT 24 Jun 24 06:14:17 PM PDT 24 55367408286 ps
T592 /workspace/coverage/default/8.sram_ctrl_max_throughput.999236130 Jun 24 06:08:15 PM PDT 24 Jun 24 06:08:24 PM PDT 24 2808820567 ps
T593 /workspace/coverage/default/8.sram_ctrl_ram_cfg.2701427230 Jun 24 06:08:12 PM PDT 24 Jun 24 06:08:17 PM PDT 24 1351855441 ps
T594 /workspace/coverage/default/41.sram_ctrl_partial_access.339559944 Jun 24 06:11:09 PM PDT 24 Jun 24 06:11:16 PM PDT 24 706233527 ps
T595 /workspace/coverage/default/37.sram_ctrl_mem_walk.1824620889 Jun 24 06:10:38 PM PDT 24 Jun 24 06:13:08 PM PDT 24 28802036025 ps
T596 /workspace/coverage/default/43.sram_ctrl_access_during_key_req.2484338035 Jun 24 06:11:27 PM PDT 24 Jun 24 06:11:56 PM PDT 24 5535397308 ps
T597 /workspace/coverage/default/11.sram_ctrl_regwen.591562559 Jun 24 06:08:35 PM PDT 24 Jun 24 06:19:44 PM PDT 24 40656063321 ps
T598 /workspace/coverage/default/19.sram_ctrl_throughput_w_partial_write.1244077834 Jun 24 06:08:54 PM PDT 24 Jun 24 06:09:30 PM PDT 24 766385808 ps
T599 /workspace/coverage/default/18.sram_ctrl_smoke.1094333029 Jun 24 06:08:39 PM PDT 24 Jun 24 06:09:00 PM PDT 24 3378268489 ps
T600 /workspace/coverage/default/30.sram_ctrl_max_throughput.3360225934 Jun 24 06:09:31 PM PDT 24 Jun 24 06:09:49 PM PDT 24 6313988452 ps
T601 /workspace/coverage/default/40.sram_ctrl_bijection.3070963506 Jun 24 06:11:01 PM PDT 24 Jun 24 06:50:43 PM PDT 24 132489348393 ps
T602 /workspace/coverage/default/40.sram_ctrl_regwen.1754446873 Jun 24 06:11:10 PM PDT 24 Jun 24 06:21:13 PM PDT 24 12882334030 ps
T603 /workspace/coverage/default/46.sram_ctrl_smoke.268048371 Jun 24 06:11:55 PM PDT 24 Jun 24 06:12:14 PM PDT 24 577363490 ps
T604 /workspace/coverage/default/24.sram_ctrl_stress_pipeline.1695367894 Jun 24 06:08:52 PM PDT 24 Jun 24 06:13:24 PM PDT 24 11252259955 ps
T605 /workspace/coverage/default/15.sram_ctrl_mem_partial_access.27193988 Jun 24 06:08:36 PM PDT 24 Jun 24 06:10:05 PM PDT 24 2966380709 ps
T606 /workspace/coverage/default/37.sram_ctrl_access_during_key_req.3406926363 Jun 24 06:10:32 PM PDT 24 Jun 24 06:26:58 PM PDT 24 23431652828 ps
T607 /workspace/coverage/default/44.sram_ctrl_smoke.986859874 Jun 24 06:11:38 PM PDT 24 Jun 24 06:13:15 PM PDT 24 2563472926 ps
T608 /workspace/coverage/default/0.sram_ctrl_alert_test.3401881431 Jun 24 06:08:00 PM PDT 24 Jun 24 06:08:02 PM PDT 24 38717997 ps
T609 /workspace/coverage/default/27.sram_ctrl_bijection.151911525 Jun 24 06:09:11 PM PDT 24 Jun 24 06:19:34 PM PDT 24 125634482968 ps
T610 /workspace/coverage/default/25.sram_ctrl_lc_escalation.892927807 Jun 24 06:09:03 PM PDT 24 Jun 24 06:09:56 PM PDT 24 25317383612 ps
T611 /workspace/coverage/default/13.sram_ctrl_alert_test.3311372612 Jun 24 06:08:34 PM PDT 24 Jun 24 06:08:37 PM PDT 24 15592324 ps
T612 /workspace/coverage/default/47.sram_ctrl_lc_escalation.964278501 Jun 24 06:12:21 PM PDT 24 Jun 24 06:13:25 PM PDT 24 19168029696 ps
T613 /workspace/coverage/default/34.sram_ctrl_stress_all.1912655001 Jun 24 06:10:07 PM PDT 24 Jun 24 08:31:45 PM PDT 24 152751774487 ps
T614 /workspace/coverage/default/19.sram_ctrl_partial_access.3119257347 Jun 24 06:08:45 PM PDT 24 Jun 24 06:09:18 PM PDT 24 750515819 ps
T615 /workspace/coverage/default/0.sram_ctrl_throughput_w_partial_write.3375241003 Jun 24 06:07:58 PM PDT 24 Jun 24 06:08:20 PM PDT 24 2948153827 ps
T616 /workspace/coverage/default/20.sram_ctrl_partial_access_b2b.2141984519 Jun 24 06:08:56 PM PDT 24 Jun 24 06:17:02 PM PDT 24 19466792291 ps
T617 /workspace/coverage/default/35.sram_ctrl_mem_walk.2031101926 Jun 24 06:10:14 PM PDT 24 Jun 24 06:12:30 PM PDT 24 2061476281 ps
T618 /workspace/coverage/default/34.sram_ctrl_stress_pipeline.156493264 Jun 24 06:10:09 PM PDT 24 Jun 24 06:15:24 PM PDT 24 4205672036 ps
T619 /workspace/coverage/default/9.sram_ctrl_max_throughput.619555423 Jun 24 06:08:15 PM PDT 24 Jun 24 06:09:04 PM PDT 24 4032300863 ps
T620 /workspace/coverage/default/15.sram_ctrl_stress_all.2804541184 Jun 24 06:08:38 PM PDT 24 Jun 24 07:36:56 PM PDT 24 199465824016 ps
T621 /workspace/coverage/default/43.sram_ctrl_mem_walk.1497525682 Jun 24 06:11:31 PM PDT 24 Jun 24 06:14:22 PM PDT 24 9007249744 ps
T622 /workspace/coverage/default/5.sram_ctrl_bijection.3566534405 Jun 24 06:08:02 PM PDT 24 Jun 24 06:48:04 PM PDT 24 109150847025 ps
T623 /workspace/coverage/default/23.sram_ctrl_executable.2094590450 Jun 24 06:08:54 PM PDT 24 Jun 24 06:33:21 PM PDT 24 23176301769 ps
T624 /workspace/coverage/default/13.sram_ctrl_ram_cfg.3968974784 Jun 24 06:08:35 PM PDT 24 Jun 24 06:08:42 PM PDT 24 359102453 ps
T625 /workspace/coverage/default/43.sram_ctrl_stress_all_with_rand_reset.3563328968 Jun 24 06:11:37 PM PDT 24 Jun 24 06:11:54 PM PDT 24 2863198829 ps
T626 /workspace/coverage/default/24.sram_ctrl_bijection.1542829978 Jun 24 06:08:57 PM PDT 24 Jun 24 06:27:52 PM PDT 24 16941819809 ps
T627 /workspace/coverage/default/25.sram_ctrl_stress_pipeline.478231555 Jun 24 06:09:03 PM PDT 24 Jun 24 06:15:44 PM PDT 24 44983200396 ps
T628 /workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.2011422814 Jun 24 06:08:20 PM PDT 24 Jun 24 06:08:28 PM PDT 24 706929926 ps
T629 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.2187802823 Jun 24 06:11:11 PM PDT 24 Jun 24 06:11:43 PM PDT 24 2886893044 ps
T630 /workspace/coverage/default/46.sram_ctrl_partial_access.3320353978 Jun 24 06:11:55 PM PDT 24 Jun 24 06:12:03 PM PDT 24 730541702 ps
T631 /workspace/coverage/default/47.sram_ctrl_stress_pipeline.2986421278 Jun 24 06:12:04 PM PDT 24 Jun 24 06:15:15 PM PDT 24 11374238140 ps
T632 /workspace/coverage/default/3.sram_ctrl_smoke.210254491 Jun 24 06:08:04 PM PDT 24 Jun 24 06:08:24 PM PDT 24 1145937071 ps
T633 /workspace/coverage/default/19.sram_ctrl_access_during_key_req.4136464779 Jun 24 06:08:46 PM PDT 24 Jun 24 06:30:10 PM PDT 24 37664680921 ps
T634 /workspace/coverage/default/38.sram_ctrl_executable.3693098115 Jun 24 06:10:45 PM PDT 24 Jun 24 06:31:34 PM PDT 24 10943614833 ps
T635 /workspace/coverage/default/1.sram_ctrl_partial_access_b2b.63790033 Jun 24 06:07:54 PM PDT 24 Jun 24 06:11:43 PM PDT 24 17205542175 ps
T636 /workspace/coverage/default/31.sram_ctrl_partial_access.3602927831 Jun 24 06:09:37 PM PDT 24 Jun 24 06:10:02 PM PDT 24 1611806086 ps
T637 /workspace/coverage/default/3.sram_ctrl_alert_test.3366974312 Jun 24 06:08:07 PM PDT 24 Jun 24 06:08:09 PM PDT 24 24790642 ps
T638 /workspace/coverage/default/29.sram_ctrl_stress_pipeline.965485187 Jun 24 06:09:31 PM PDT 24 Jun 24 06:13:02 PM PDT 24 3894213776 ps
T639 /workspace/coverage/default/48.sram_ctrl_ram_cfg.1762263812 Jun 24 06:12:26 PM PDT 24 Jun 24 06:12:30 PM PDT 24 1352202981 ps
T640 /workspace/coverage/default/9.sram_ctrl_multiple_keys.4241314635 Jun 24 06:08:15 PM PDT 24 Jun 24 06:23:44 PM PDT 24 10439751470 ps
T641 /workspace/coverage/default/31.sram_ctrl_bijection.26526118 Jun 24 06:09:38 PM PDT 24 Jun 24 06:29:02 PM PDT 24 192498285268 ps
T642 /workspace/coverage/default/30.sram_ctrl_executable.786897685 Jun 24 06:09:31 PM PDT 24 Jun 24 06:23:00 PM PDT 24 78837763639 ps
T643 /workspace/coverage/default/17.sram_ctrl_bijection.3654042416 Jun 24 06:08:54 PM PDT 24 Jun 24 06:47:50 PM PDT 24 104353047799 ps
T644 /workspace/coverage/default/5.sram_ctrl_alert_test.1901672588 Jun 24 06:08:04 PM PDT 24 Jun 24 06:08:07 PM PDT 24 46020478 ps
T645 /workspace/coverage/default/5.sram_ctrl_multiple_keys.3283460360 Jun 24 06:08:09 PM PDT 24 Jun 24 06:12:08 PM PDT 24 6214848862 ps
T646 /workspace/coverage/default/16.sram_ctrl_smoke.1735932144 Jun 24 06:08:43 PM PDT 24 Jun 24 06:08:54 PM PDT 24 720041449 ps
T647 /workspace/coverage/default/31.sram_ctrl_mem_partial_access.342970208 Jun 24 06:09:37 PM PDT 24 Jun 24 06:10:45 PM PDT 24 8797883015 ps
T648 /workspace/coverage/default/38.sram_ctrl_stress_pipeline.2142991299 Jun 24 06:10:34 PM PDT 24 Jun 24 06:14:59 PM PDT 24 4189609523 ps
T649 /workspace/coverage/default/31.sram_ctrl_regwen.3322045438 Jun 24 06:09:38 PM PDT 24 Jun 24 06:22:25 PM PDT 24 8970440006 ps
T650 /workspace/coverage/default/38.sram_ctrl_max_throughput.2331352861 Jun 24 06:10:43 PM PDT 24 Jun 24 06:12:50 PM PDT 24 3151281881 ps
T651 /workspace/coverage/default/35.sram_ctrl_max_throughput.4207679344 Jun 24 06:10:16 PM PDT 24 Jun 24 06:11:37 PM PDT 24 763107026 ps
T652 /workspace/coverage/default/42.sram_ctrl_alert_test.1913913264 Jun 24 06:11:21 PM PDT 24 Jun 24 06:11:23 PM PDT 24 21422180 ps
T653 /workspace/coverage/default/35.sram_ctrl_regwen.1176329360 Jun 24 06:10:14 PM PDT 24 Jun 24 06:11:44 PM PDT 24 979755741 ps
T654 /workspace/coverage/default/10.sram_ctrl_access_during_key_req.3538916786 Jun 24 06:08:18 PM PDT 24 Jun 24 06:30:12 PM PDT 24 190330273181 ps
T655 /workspace/coverage/default/25.sram_ctrl_max_throughput.3998028108 Jun 24 06:09:05 PM PDT 24 Jun 24 06:09:18 PM PDT 24 706557098 ps
T656 /workspace/coverage/default/6.sram_ctrl_max_throughput.3830733653 Jun 24 06:08:11 PM PDT 24 Jun 24 06:09:25 PM PDT 24 2929984455 ps
T657 /workspace/coverage/default/15.sram_ctrl_regwen.2189290892 Jun 24 06:08:37 PM PDT 24 Jun 24 06:13:55 PM PDT 24 2060721022 ps
T658 /workspace/coverage/default/37.sram_ctrl_ram_cfg.146596435 Jun 24 06:10:34 PM PDT 24 Jun 24 06:10:38 PM PDT 24 1410339931 ps
T659 /workspace/coverage/default/23.sram_ctrl_alert_test.2571120870 Jun 24 06:08:52 PM PDT 24 Jun 24 06:08:54 PM PDT 24 15534504 ps
T660 /workspace/coverage/default/3.sram_ctrl_multiple_keys.1097973071 Jun 24 06:08:09 PM PDT 24 Jun 24 06:47:56 PM PDT 24 49757528806 ps
T661 /workspace/coverage/default/23.sram_ctrl_stress_pipeline.4121043198 Jun 24 06:09:00 PM PDT 24 Jun 24 06:13:54 PM PDT 24 40368547882 ps
T662 /workspace/coverage/default/18.sram_ctrl_mem_walk.317617609 Jun 24 06:08:38 PM PDT 24 Jun 24 06:13:58 PM PDT 24 8474648919 ps
T663 /workspace/coverage/default/2.sram_ctrl_ram_cfg.2064688419 Jun 24 06:07:52 PM PDT 24 Jun 24 06:07:57 PM PDT 24 690123951 ps
T664 /workspace/coverage/default/6.sram_ctrl_access_during_key_req.477301817 Jun 24 06:08:09 PM PDT 24 Jun 24 06:28:08 PM PDT 24 44866387349 ps
T665 /workspace/coverage/default/20.sram_ctrl_executable.2570516959 Jun 24 06:08:52 PM PDT 24 Jun 24 06:27:04 PM PDT 24 20599669232 ps
T666 /workspace/coverage/default/36.sram_ctrl_mem_walk.2423099002 Jun 24 06:10:27 PM PDT 24 Jun 24 06:16:06 PM PDT 24 17944270452 ps
T667 /workspace/coverage/default/26.sram_ctrl_partial_access_b2b.2414704363 Jun 24 06:09:03 PM PDT 24 Jun 24 06:13:50 PM PDT 24 4403048258 ps
T668 /workspace/coverage/default/16.sram_ctrl_max_throughput.173397566 Jun 24 06:08:42 PM PDT 24 Jun 24 06:10:05 PM PDT 24 826302265 ps
T669 /workspace/coverage/default/47.sram_ctrl_partial_access_b2b.2753216060 Jun 24 06:12:04 PM PDT 24 Jun 24 06:18:41 PM PDT 24 7171747604 ps
T670 /workspace/coverage/default/24.sram_ctrl_alert_test.2873153550 Jun 24 06:08:58 PM PDT 24 Jun 24 06:08:59 PM PDT 24 34289594 ps
T671 /workspace/coverage/default/6.sram_ctrl_mem_walk.2786535588 Jun 24 06:08:10 PM PDT 24 Jun 24 06:10:43 PM PDT 24 9388828936 ps
T672 /workspace/coverage/default/5.sram_ctrl_mem_walk.2518268588 Jun 24 06:08:08 PM PDT 24 Jun 24 06:13:23 PM PDT 24 9909077509 ps
T673 /workspace/coverage/default/41.sram_ctrl_stress_pipeline.1071434207 Jun 24 06:11:10 PM PDT 24 Jun 24 06:14:48 PM PDT 24 3364269266 ps
T674 /workspace/coverage/default/38.sram_ctrl_access_during_key_req.1124786561 Jun 24 06:10:46 PM PDT 24 Jun 24 06:33:57 PM PDT 24 81059790141 ps
T675 /workspace/coverage/default/20.sram_ctrl_stress_all.427856047 Jun 24 06:08:55 PM PDT 24 Jun 24 08:52:34 PM PDT 24 676161932985 ps
T676 /workspace/coverage/default/45.sram_ctrl_mem_walk.2093619900 Jun 24 06:11:56 PM PDT 24 Jun 24 06:17:59 PM PDT 24 57600298024 ps
T677 /workspace/coverage/default/16.sram_ctrl_mem_walk.189968085 Jun 24 06:08:42 PM PDT 24 Jun 24 06:10:48 PM PDT 24 1979920604 ps
T678 /workspace/coverage/default/41.sram_ctrl_mem_walk.2921192252 Jun 24 06:11:13 PM PDT 24 Jun 24 06:13:24 PM PDT 24 8231213585 ps
T679 /workspace/coverage/default/12.sram_ctrl_partial_access_b2b.611777392 Jun 24 06:08:32 PM PDT 24 Jun 24 06:13:05 PM PDT 24 4226358922 ps
T680 /workspace/coverage/default/30.sram_ctrl_stress_pipeline.3755123349 Jun 24 06:09:31 PM PDT 24 Jun 24 06:12:51 PM PDT 24 3364720447 ps
T681 /workspace/coverage/default/39.sram_ctrl_max_throughput.2903786822 Jun 24 06:10:54 PM PDT 24 Jun 24 06:12:01 PM PDT 24 753003101 ps
T682 /workspace/coverage/default/18.sram_ctrl_access_during_key_req.144785863 Jun 24 06:08:47 PM PDT 24 Jun 24 06:27:01 PM PDT 24 15953468209 ps
T683 /workspace/coverage/default/36.sram_ctrl_stress_all_with_rand_reset.1605340436 Jun 24 06:10:24 PM PDT 24 Jun 24 06:12:19 PM PDT 24 12216230025 ps
T684 /workspace/coverage/default/34.sram_ctrl_regwen.3617106593 Jun 24 06:10:07 PM PDT 24 Jun 24 06:32:19 PM PDT 24 12769106669 ps
T685 /workspace/coverage/default/39.sram_ctrl_mem_partial_access.2110861049 Jun 24 06:11:01 PM PDT 24 Jun 24 06:12:05 PM PDT 24 1025098969 ps
T686 /workspace/coverage/default/1.sram_ctrl_alert_test.3043895853 Jun 24 06:08:03 PM PDT 24 Jun 24 06:08:05 PM PDT 24 12373183 ps
T687 /workspace/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.719225901 Jun 24 06:08:18 PM PDT 24 Jun 24 06:08:24 PM PDT 24 144986561 ps
T688 /workspace/coverage/default/11.sram_ctrl_executable.4136643585 Jun 24 06:08:24 PM PDT 24 Jun 24 06:20:07 PM PDT 24 10679369500 ps
T689 /workspace/coverage/default/49.sram_ctrl_ram_cfg.181969702 Jun 24 06:12:34 PM PDT 24 Jun 24 06:12:38 PM PDT 24 735725489 ps
T690 /workspace/coverage/default/32.sram_ctrl_stress_pipeline.2185474371 Jun 24 06:09:48 PM PDT 24 Jun 24 06:13:22 PM PDT 24 3555491046 ps
T691 /workspace/coverage/default/4.sram_ctrl_multiple_keys.605347695 Jun 24 06:08:01 PM PDT 24 Jun 24 06:31:46 PM PDT 24 32206791893 ps
T692 /workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.768077429 Jun 24 06:09:56 PM PDT 24 Jun 24 06:11:52 PM PDT 24 3820280040 ps
T693 /workspace/coverage/default/33.sram_ctrl_alert_test.622892165 Jun 24 06:09:55 PM PDT 24 Jun 24 06:09:56 PM PDT 24 43316614 ps
T694 /workspace/coverage/default/29.sram_ctrl_throughput_w_partial_write.926562914 Jun 24 06:09:29 PM PDT 24 Jun 24 06:10:48 PM PDT 24 1864267299 ps
T695 /workspace/coverage/default/37.sram_ctrl_bijection.3999035653 Jun 24 06:10:33 PM PDT 24 Jun 24 06:40:33 PM PDT 24 95734936846 ps
T696 /workspace/coverage/default/7.sram_ctrl_access_during_key_req.1009079978 Jun 24 06:08:15 PM PDT 24 Jun 24 06:26:26 PM PDT 24 50059849580 ps
T697 /workspace/coverage/default/36.sram_ctrl_max_throughput.32398560 Jun 24 06:10:23 PM PDT 24 Jun 24 06:11:53 PM PDT 24 792161817 ps
T698 /workspace/coverage/default/32.sram_ctrl_regwen.1934628887 Jun 24 06:09:47 PM PDT 24 Jun 24 06:26:48 PM PDT 24 19955363501 ps
T699 /workspace/coverage/default/38.sram_ctrl_smoke.2957563625 Jun 24 06:10:33 PM PDT 24 Jun 24 06:11:45 PM PDT 24 4494227492 ps
T700 /workspace/coverage/default/0.sram_ctrl_mem_partial_access.2738061260 Jun 24 06:07:54 PM PDT 24 Jun 24 06:08:59 PM PDT 24 1936604419 ps
T701 /workspace/coverage/default/32.sram_ctrl_max_throughput.3842068876 Jun 24 06:09:48 PM PDT 24 Jun 24 06:10:09 PM PDT 24 734049670 ps
T702 /workspace/coverage/default/27.sram_ctrl_partial_access.1191530485 Jun 24 06:09:13 PM PDT 24 Jun 24 06:10:34 PM PDT 24 947142342 ps
T703 /workspace/coverage/default/46.sram_ctrl_max_throughput.623504222 Jun 24 06:11:56 PM PDT 24 Jun 24 06:12:11 PM PDT 24 723229127 ps
T704 /workspace/coverage/default/31.sram_ctrl_ram_cfg.1967605164 Jun 24 06:09:38 PM PDT 24 Jun 24 06:09:42 PM PDT 24 365159208 ps
T705 /workspace/coverage/default/47.sram_ctrl_ram_cfg.2764342004 Jun 24 06:12:21 PM PDT 24 Jun 24 06:12:25 PM PDT 24 351286366 ps
T706 /workspace/coverage/default/45.sram_ctrl_mem_partial_access.2173286727 Jun 24 06:12:04 PM PDT 24 Jun 24 06:14:15 PM PDT 24 7213294554 ps
T707 /workspace/coverage/default/0.sram_ctrl_multiple_keys.1178098322 Jun 24 06:08:00 PM PDT 24 Jun 24 06:34:40 PM PDT 24 91396578060 ps
T708 /workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.2364752290 Jun 24 06:08:43 PM PDT 24 Jun 24 06:10:30 PM PDT 24 1580903381 ps
T709 /workspace/coverage/default/10.sram_ctrl_mem_walk.84612882 Jun 24 06:08:24 PM PDT 24 Jun 24 06:13:41 PM PDT 24 14398588831 ps
T710 /workspace/coverage/default/4.sram_ctrl_max_throughput.971114937 Jun 24 06:08:02 PM PDT 24 Jun 24 06:09:21 PM PDT 24 748360731 ps
T711 /workspace/coverage/default/43.sram_ctrl_executable.1678857081 Jun 24 06:11:30 PM PDT 24 Jun 24 06:41:13 PM PDT 24 17365952635 ps
T712 /workspace/coverage/default/1.sram_ctrl_ram_cfg.242711984 Jun 24 06:07:57 PM PDT 24 Jun 24 06:08:02 PM PDT 24 1348706905 ps
T713 /workspace/coverage/default/2.sram_ctrl_mem_partial_access.3591930916 Jun 24 06:07:54 PM PDT 24 Jun 24 06:09:02 PM PDT 24 3546810945 ps
T714 /workspace/coverage/default/46.sram_ctrl_ram_cfg.4060062325 Jun 24 06:12:04 PM PDT 24 Jun 24 06:12:09 PM PDT 24 1355134791 ps
T715 /workspace/coverage/default/3.sram_ctrl_stress_all.1166862062 Jun 24 06:08:03 PM PDT 24 Jun 24 06:49:59 PM PDT 24 115732448915 ps
T716 /workspace/coverage/default/0.sram_ctrl_regwen.3544998472 Jun 24 06:07:57 PM PDT 24 Jun 24 06:21:43 PM PDT 24 4580147563 ps
T717 /workspace/coverage/default/26.sram_ctrl_regwen.3419388375 Jun 24 06:09:11 PM PDT 24 Jun 24 06:22:10 PM PDT 24 44082769728 ps
T718 /workspace/coverage/default/39.sram_ctrl_alert_test.2968199595 Jun 24 06:11:02 PM PDT 24 Jun 24 06:11:03 PM PDT 24 39916074 ps
T719 /workspace/coverage/default/39.sram_ctrl_regwen.2260950187 Jun 24 06:10:51 PM PDT 24 Jun 24 06:18:45 PM PDT 24 9511517068 ps
T720 /workspace/coverage/default/47.sram_ctrl_regwen.3802342181 Jun 24 06:12:21 PM PDT 24 Jun 24 06:29:23 PM PDT 24 7065420317 ps
T46 /workspace/coverage/default/21.sram_ctrl_stress_all_with_rand_reset.376363809 Jun 24 06:08:46 PM PDT 24 Jun 24 06:10:17 PM PDT 24 3376724490 ps
T721 /workspace/coverage/default/1.sram_ctrl_multiple_keys.2401515165 Jun 24 06:07:57 PM PDT 24 Jun 24 06:23:48 PM PDT 24 103149687213 ps
T722 /workspace/coverage/default/21.sram_ctrl_partial_access.1988713256 Jun 24 06:08:54 PM PDT 24 Jun 24 06:11:03 PM PDT 24 2211418461 ps
T723 /workspace/coverage/default/13.sram_ctrl_max_throughput.3657280154 Jun 24 06:08:36 PM PDT 24 Jun 24 06:09:47 PM PDT 24 1523416498 ps
T724 /workspace/coverage/default/26.sram_ctrl_executable.4246200452 Jun 24 06:09:12 PM PDT 24 Jun 24 06:13:01 PM PDT 24 5833840100 ps
T725 /workspace/coverage/default/30.sram_ctrl_lc_escalation.2468932282 Jun 24 06:09:32 PM PDT 24 Jun 24 06:10:18 PM PDT 24 23744447252 ps
T726 /workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.1127513726 Jun 24 06:10:31 PM PDT 24 Jun 24 06:10:42 PM PDT 24 1407588377 ps
T727 /workspace/coverage/default/47.sram_ctrl_bijection.4238395064 Jun 24 06:12:04 PM PDT 24 Jun 24 06:47:04 PM PDT 24 112166859765 ps
T728 /workspace/coverage/default/7.sram_ctrl_partial_access_b2b.612333925 Jun 24 06:08:18 PM PDT 24 Jun 24 06:14:23 PM PDT 24 6600826244 ps
T729 /workspace/coverage/default/15.sram_ctrl_lc_escalation.1741668489 Jun 24 06:08:36 PM PDT 24 Jun 24 06:09:49 PM PDT 24 25643829972 ps
T730 /workspace/coverage/default/16.sram_ctrl_stress_all_with_rand_reset.2499496582 Jun 24 06:08:42 PM PDT 24 Jun 24 06:10:43 PM PDT 24 2909409368 ps
T731 /workspace/coverage/default/33.sram_ctrl_regwen.2543360802 Jun 24 06:09:55 PM PDT 24 Jun 24 06:18:31 PM PDT 24 6848322247 ps
T732 /workspace/coverage/default/3.sram_ctrl_executable.3837547268 Jun 24 06:08:10 PM PDT 24 Jun 24 06:18:17 PM PDT 24 9323303033 ps
T733 /workspace/coverage/default/20.sram_ctrl_partial_access.698138423 Jun 24 06:08:49 PM PDT 24 Jun 24 06:08:55 PM PDT 24 429000332 ps
T734 /workspace/coverage/default/30.sram_ctrl_regwen.1476778874 Jun 24 06:09:30 PM PDT 24 Jun 24 06:37:45 PM PDT 24 17850304203 ps
T735 /workspace/coverage/default/25.sram_ctrl_alert_test.1354230969 Jun 24 06:09:01 PM PDT 24 Jun 24 06:09:03 PM PDT 24 18854044 ps
T736 /workspace/coverage/default/0.sram_ctrl_stress_pipeline.1862950793 Jun 24 06:08:01 PM PDT 24 Jun 24 06:14:10 PM PDT 24 20545340809 ps
T737 /workspace/coverage/default/29.sram_ctrl_access_during_key_req.592026941 Jun 24 06:09:29 PM PDT 24 Jun 24 06:10:19 PM PDT 24 1979008638 ps
T738 /workspace/coverage/default/6.sram_ctrl_mem_partial_access.3194408343 Jun 24 06:08:11 PM PDT 24 Jun 24 06:10:41 PM PDT 24 2451843205 ps
T739 /workspace/coverage/default/19.sram_ctrl_stress_pipeline.3556711980 Jun 24 06:08:47 PM PDT 24 Jun 24 06:12:36 PM PDT 24 14951521580 ps
T740 /workspace/coverage/default/2.sram_ctrl_stress_pipeline.2533073286 Jun 24 06:08:00 PM PDT 24 Jun 24 06:11:26 PM PDT 24 6023949475 ps
T741 /workspace/coverage/default/7.sram_ctrl_ram_cfg.3893146458 Jun 24 06:08:24 PM PDT 24 Jun 24 06:08:29 PM PDT 24 4799297871 ps
T742 /workspace/coverage/default/45.sram_ctrl_stress_all_with_rand_reset.1722740049 Jun 24 06:11:55 PM PDT 24 Jun 24 06:13:51 PM PDT 24 3645864360 ps
T743 /workspace/coverage/default/24.sram_ctrl_executable.2818561384 Jun 24 06:09:01 PM PDT 24 Jun 24 06:18:06 PM PDT 24 5116034129 ps
T744 /workspace/coverage/default/44.sram_ctrl_mem_walk.3157456610 Jun 24 06:11:47 PM PDT 24 Jun 24 06:17:22 PM PDT 24 27627967207 ps
T745 /workspace/coverage/default/8.sram_ctrl_stress_all.411419720 Jun 24 06:08:20 PM PDT 24 Jun 24 07:02:28 PM PDT 24 112414730824 ps
T746 /workspace/coverage/default/17.sram_ctrl_regwen.1517011663 Jun 24 06:08:43 PM PDT 24 Jun 24 06:18:56 PM PDT 24 23897223154 ps
T747 /workspace/coverage/default/18.sram_ctrl_throughput_w_partial_write.113008306 Jun 24 06:08:44 PM PDT 24 Jun 24 06:11:20 PM PDT 24 826459670 ps
T748 /workspace/coverage/default/15.sram_ctrl_alert_test.3573667799 Jun 24 06:08:39 PM PDT 24 Jun 24 06:08:43 PM PDT 24 14882464 ps
T749 /workspace/coverage/default/14.sram_ctrl_ram_cfg.2876604331 Jun 24 06:08:37 PM PDT 24 Jun 24 06:08:45 PM PDT 24 2235187574 ps
T750 /workspace/coverage/default/38.sram_ctrl_stress_all_with_rand_reset.3053051424 Jun 24 06:10:51 PM PDT 24 Jun 24 06:11:19 PM PDT 24 1355699944 ps
T751 /workspace/coverage/default/48.sram_ctrl_stress_pipeline.113983657 Jun 24 06:12:21 PM PDT 24 Jun 24 06:16:39 PM PDT 24 15169787126 ps
T752 /workspace/coverage/default/12.sram_ctrl_max_throughput.2164697952 Jun 24 06:08:35 PM PDT 24 Jun 24 06:09:09 PM PDT 24 721443436 ps
T753 /workspace/coverage/default/38.sram_ctrl_mem_walk.88703088 Jun 24 06:10:42 PM PDT 24 Jun 24 06:12:58 PM PDT 24 7902399612 ps
T754 /workspace/coverage/default/15.sram_ctrl_executable.2305963486 Jun 24 06:08:38 PM PDT 24 Jun 24 06:30:46 PM PDT 24 77158213347 ps
T755 /workspace/coverage/default/21.sram_ctrl_mem_partial_access.4116695734 Jun 24 06:08:53 PM PDT 24 Jun 24 06:11:39 PM PDT 24 6423250725 ps
T756 /workspace/coverage/default/28.sram_ctrl_stress_all.1888391648 Jun 24 06:09:20 PM PDT 24 Jun 24 07:10:27 PM PDT 24 104895703565 ps
T29 /workspace/coverage/default/0.sram_ctrl_sec_cm.3335370824 Jun 24 06:08:02 PM PDT 24 Jun 24 06:08:09 PM PDT 24 5081142932 ps
T757 /workspace/coverage/default/44.sram_ctrl_stress_all.1989441919 Jun 24 06:11:45 PM PDT 24 Jun 24 07:30:36 PM PDT 24 127446704136 ps
T758 /workspace/coverage/default/41.sram_ctrl_bijection.2005451502 Jun 24 06:11:12 PM PDT 24 Jun 24 06:57:08 PM PDT 24 287540243617 ps
T759 /workspace/coverage/default/18.sram_ctrl_partial_access.418142157 Jun 24 06:08:41 PM PDT 24 Jun 24 06:08:52 PM PDT 24 2208321351 ps
T760 /workspace/coverage/default/4.sram_ctrl_executable.3910552280 Jun 24 06:08:03 PM PDT 24 Jun 24 06:17:32 PM PDT 24 17350020872 ps
T761 /workspace/coverage/default/16.sram_ctrl_access_during_key_req.388509730 Jun 24 06:08:41 PM PDT 24 Jun 24 06:21:16 PM PDT 24 32388097817 ps
T762 /workspace/coverage/default/7.sram_ctrl_regwen.662675827 Jun 24 06:08:18 PM PDT 24 Jun 24 06:15:30 PM PDT 24 4770216243 ps
T763 /workspace/coverage/default/35.sram_ctrl_alert_test.3162169768 Jun 24 06:10:17 PM PDT 24 Jun 24 06:10:18 PM PDT 24 15667442 ps
T764 /workspace/coverage/default/37.sram_ctrl_stress_all_with_rand_reset.2768961946 Jun 24 06:10:38 PM PDT 24 Jun 24 06:10:44 PM PDT 24 153625442 ps
T765 /workspace/coverage/default/19.sram_ctrl_smoke.2236657753 Jun 24 06:08:47 PM PDT 24 Jun 24 06:09:00 PM PDT 24 773928358 ps
T766 /workspace/coverage/default/22.sram_ctrl_smoke.2753693941 Jun 24 06:08:55 PM PDT 24 Jun 24 06:09:05 PM PDT 24 1624254722 ps
T767 /workspace/coverage/default/26.sram_ctrl_multiple_keys.825529449 Jun 24 06:08:59 PM PDT 24 Jun 24 06:16:32 PM PDT 24 23461389326 ps
T768 /workspace/coverage/default/16.sram_ctrl_mem_partial_access.2454352216 Jun 24 06:08:44 PM PDT 24 Jun 24 06:10:13 PM PDT 24 5256495509 ps
T769 /workspace/coverage/default/46.sram_ctrl_multiple_keys.3886860290 Jun 24 06:11:54 PM PDT 24 Jun 24 06:22:01 PM PDT 24 7633454361 ps
T770 /workspace/coverage/default/49.sram_ctrl_stress_all.1507069464 Jun 24 06:12:35 PM PDT 24 Jun 24 06:47:04 PM PDT 24 318313037418 ps
T771 /workspace/coverage/default/14.sram_ctrl_bijection.399166805 Jun 24 06:08:34 PM PDT 24 Jun 24 06:19:24 PM PDT 24 28468428730 ps
T772 /workspace/coverage/default/25.sram_ctrl_ram_cfg.6202458 Jun 24 06:09:01 PM PDT 24 Jun 24 06:09:06 PM PDT 24 346244506 ps
T773 /workspace/coverage/default/47.sram_ctrl_mem_walk.513864857 Jun 24 06:12:21 PM PDT 24 Jun 24 06:18:42 PM PDT 24 82707568174 ps
T774 /workspace/coverage/default/2.sram_ctrl_throughput_w_partial_write.1942490730 Jun 24 06:07:58 PM PDT 24 Jun 24 06:08:08 PM PDT 24 2812826926 ps
T775 /workspace/coverage/default/39.sram_ctrl_access_during_key_req.3264193595 Jun 24 06:10:51 PM PDT 24 Jun 24 06:30:01 PM PDT 24 40662243169 ps
T776 /workspace/coverage/default/40.sram_ctrl_stress_pipeline.537369962 Jun 24 06:11:01 PM PDT 24 Jun 24 06:15:51 PM PDT 24 25209394538 ps
T777 /workspace/coverage/default/36.sram_ctrl_alert_test.2219202582 Jun 24 06:10:26 PM PDT 24 Jun 24 06:10:27 PM PDT 24 64645605 ps
T778 /workspace/coverage/default/21.sram_ctrl_smoke.2189490304 Jun 24 06:08:57 PM PDT 24 Jun 24 06:09:08 PM PDT 24 1348772809 ps
T779 /workspace/coverage/default/3.sram_ctrl_access_during_key_req.2000358348 Jun 24 06:08:11 PM PDT 24 Jun 24 06:23:24 PM PDT 24 70006457453 ps
T780 /workspace/coverage/default/42.sram_ctrl_partial_access_b2b.44837882 Jun 24 06:11:19 PM PDT 24 Jun 24 06:21:32 PM PDT 24 22899037617 ps
T781 /workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.1384136237 Jun 24 06:09:47 PM PDT 24 Jun 24 06:13:13 PM PDT 24 8335859722 ps
T782 /workspace/coverage/default/25.sram_ctrl_mem_walk.2520410046 Jun 24 06:09:02 PM PDT 24 Jun 24 06:14:39 PM PDT 24 18710535636 ps
T783 /workspace/coverage/default/18.sram_ctrl_partial_access_b2b.2918557649 Jun 24 06:08:51 PM PDT 24 Jun 24 06:14:15 PM PDT 24 48799976527 ps
T784 /workspace/coverage/default/33.sram_ctrl_mem_walk.923235556 Jun 24 06:09:56 PM PDT 24 Jun 24 06:12:09 PM PDT 24 2060455340 ps
T785 /workspace/coverage/default/20.sram_ctrl_bijection.1276151623 Jun 24 06:08:46 PM PDT 24 Jun 24 06:44:36 PM PDT 24 278735488155 ps
T786 /workspace/coverage/default/42.sram_ctrl_lc_escalation.536868659 Jun 24 06:11:25 PM PDT 24 Jun 24 06:11:51 PM PDT 24 10140142423 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%