Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.97 99.19 94.27 99.72 100.00 96.03 99.12 97.44


Total test records in report: 1034
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T550 /workspace/coverage/default/48.sram_ctrl_lc_escalation.1370433223 Jul 06 04:44:41 PM PDT 24 Jul 06 04:45:47 PM PDT 24 104117310835 ps
T551 /workspace/coverage/default/36.sram_ctrl_bijection.2797157443 Jul 06 04:43:35 PM PDT 24 Jul 06 05:27:20 PM PDT 24 460239131806 ps
T552 /workspace/coverage/default/11.sram_ctrl_stress_pipeline.1219063462 Jul 06 04:42:30 PM PDT 24 Jul 06 04:45:57 PM PDT 24 3005756995 ps
T553 /workspace/coverage/default/49.sram_ctrl_stress_all.3797967040 Jul 06 04:44:49 PM PDT 24 Jul 06 05:39:44 PM PDT 24 107288567540 ps
T554 /workspace/coverage/default/44.sram_ctrl_stress_pipeline.1463472521 Jul 06 04:44:14 PM PDT 24 Jul 06 04:48:33 PM PDT 24 3899528020 ps
T555 /workspace/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.1831730376 Jul 06 04:42:57 PM PDT 24 Jul 06 04:45:28 PM PDT 24 2604463578 ps
T556 /workspace/coverage/default/26.sram_ctrl_throughput_w_partial_write.1245688296 Jul 06 04:43:03 PM PDT 24 Jul 06 04:44:31 PM PDT 24 1499423282 ps
T557 /workspace/coverage/default/48.sram_ctrl_bijection.287952009 Jul 06 04:44:36 PM PDT 24 Jul 06 05:08:16 PM PDT 24 345478602545 ps
T558 /workspace/coverage/default/44.sram_ctrl_regwen.2048658135 Jul 06 04:44:19 PM PDT 24 Jul 06 05:02:50 PM PDT 24 20236256831 ps
T559 /workspace/coverage/default/16.sram_ctrl_bijection.3360139236 Jul 06 04:42:30 PM PDT 24 Jul 06 05:22:18 PM PDT 24 460472511670 ps
T46 /workspace/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.2920559832 Jul 06 04:44:39 PM PDT 24 Jul 06 04:45:32 PM PDT 24 7650524178 ps
T560 /workspace/coverage/default/43.sram_ctrl_partial_access.3642885006 Jul 06 04:44:11 PM PDT 24 Jul 06 04:44:24 PM PDT 24 3782137265 ps
T561 /workspace/coverage/default/17.sram_ctrl_stress_all.2181205596 Jul 06 04:42:40 PM PDT 24 Jul 06 05:41:34 PM PDT 24 342497119200 ps
T562 /workspace/coverage/default/48.sram_ctrl_stress_pipeline.1818106621 Jul 06 04:44:41 PM PDT 24 Jul 06 04:50:26 PM PDT 24 17532050231 ps
T563 /workspace/coverage/default/8.sram_ctrl_ram_cfg.3171061550 Jul 06 04:42:25 PM PDT 24 Jul 06 04:42:29 PM PDT 24 4194286236 ps
T564 /workspace/coverage/default/19.sram_ctrl_max_throughput.3922850405 Jul 06 04:42:49 PM PDT 24 Jul 06 04:42:57 PM PDT 24 684604661 ps
T565 /workspace/coverage/default/34.sram_ctrl_regwen.599972794 Jul 06 04:43:31 PM PDT 24 Jul 06 05:01:28 PM PDT 24 95438887739 ps
T566 /workspace/coverage/default/38.sram_ctrl_access_during_key_req.377776879 Jul 06 04:43:47 PM PDT 24 Jul 06 05:13:46 PM PDT 24 100830363267 ps
T567 /workspace/coverage/default/6.sram_ctrl_mem_partial_access.2399317579 Jul 06 04:42:08 PM PDT 24 Jul 06 04:44:18 PM PDT 24 1641839352 ps
T568 /workspace/coverage/default/34.sram_ctrl_max_throughput.2792186901 Jul 06 04:43:31 PM PDT 24 Jul 06 04:44:22 PM PDT 24 3148075217 ps
T569 /workspace/coverage/default/29.sram_ctrl_throughput_w_partial_write.3282090598 Jul 06 04:43:03 PM PDT 24 Jul 06 04:44:08 PM PDT 24 1531662404 ps
T570 /workspace/coverage/default/16.sram_ctrl_multiple_keys.1624482275 Jul 06 04:42:39 PM PDT 24 Jul 06 04:55:12 PM PDT 24 84281753237 ps
T571 /workspace/coverage/default/37.sram_ctrl_bijection.1342256965 Jul 06 04:43:41 PM PDT 24 Jul 06 05:05:07 PM PDT 24 77598391305 ps
T572 /workspace/coverage/default/32.sram_ctrl_bijection.544811588 Jul 06 04:43:18 PM PDT 24 Jul 06 05:10:06 PM PDT 24 158255711111 ps
T573 /workspace/coverage/default/18.sram_ctrl_executable.912595766 Jul 06 04:42:56 PM PDT 24 Jul 06 04:44:44 PM PDT 24 3142280446 ps
T30 /workspace/coverage/default/2.sram_ctrl_sec_cm.2224427598 Jul 06 04:42:04 PM PDT 24 Jul 06 04:42:06 PM PDT 24 531352893 ps
T574 /workspace/coverage/default/21.sram_ctrl_mem_walk.91785770 Jul 06 04:42:59 PM PDT 24 Jul 06 04:45:39 PM PDT 24 27714715067 ps
T575 /workspace/coverage/default/21.sram_ctrl_access_during_key_req.4240529426 Jul 06 04:42:50 PM PDT 24 Jul 06 04:48:15 PM PDT 24 6507408056 ps
T576 /workspace/coverage/default/24.sram_ctrl_stress_all_with_rand_reset.3955387133 Jul 06 04:42:52 PM PDT 24 Jul 06 04:43:35 PM PDT 24 1727985867 ps
T577 /workspace/coverage/default/44.sram_ctrl_alert_test.3861038876 Jul 06 04:44:22 PM PDT 24 Jul 06 04:44:23 PM PDT 24 37824316 ps
T578 /workspace/coverage/default/35.sram_ctrl_smoke.1262528964 Jul 06 04:43:31 PM PDT 24 Jul 06 04:43:41 PM PDT 24 681647749 ps
T579 /workspace/coverage/default/25.sram_ctrl_bijection.3234458724 Jul 06 04:42:54 PM PDT 24 Jul 06 04:52:08 PM PDT 24 17453773807 ps
T580 /workspace/coverage/default/25.sram_ctrl_smoke.3964440032 Jul 06 04:42:58 PM PDT 24 Jul 06 04:43:18 PM PDT 24 1210358976 ps
T581 /workspace/coverage/default/42.sram_ctrl_stress_all.3269823120 Jul 06 04:44:09 PM PDT 24 Jul 06 06:04:15 PM PDT 24 72327215986 ps
T582 /workspace/coverage/default/24.sram_ctrl_stress_pipeline.3641469086 Jul 06 04:42:58 PM PDT 24 Jul 06 04:47:07 PM PDT 24 3703259746 ps
T583 /workspace/coverage/default/19.sram_ctrl_partial_access_b2b.1856673750 Jul 06 04:42:40 PM PDT 24 Jul 06 04:48:50 PM PDT 24 65598075528 ps
T584 /workspace/coverage/default/45.sram_ctrl_max_throughput.1144501268 Jul 06 04:44:25 PM PDT 24 Jul 06 04:46:06 PM PDT 24 756693298 ps
T585 /workspace/coverage/default/1.sram_ctrl_partial_access_b2b.2805419295 Jul 06 04:42:04 PM PDT 24 Jul 06 04:51:10 PM PDT 24 24547298643 ps
T586 /workspace/coverage/default/13.sram_ctrl_executable.1190055463 Jul 06 04:42:27 PM PDT 24 Jul 06 05:14:00 PM PDT 24 22516531439 ps
T587 /workspace/coverage/default/39.sram_ctrl_ram_cfg.1906479065 Jul 06 04:43:52 PM PDT 24 Jul 06 04:43:56 PM PDT 24 358000030 ps
T588 /workspace/coverage/default/29.sram_ctrl_ram_cfg.1062724544 Jul 06 04:43:07 PM PDT 24 Jul 06 04:43:11 PM PDT 24 346592400 ps
T589 /workspace/coverage/default/20.sram_ctrl_bijection.119355741 Jul 06 04:42:47 PM PDT 24 Jul 06 04:50:22 PM PDT 24 6946491516 ps
T590 /workspace/coverage/default/28.sram_ctrl_bijection.1779104973 Jul 06 04:43:11 PM PDT 24 Jul 06 05:00:27 PM PDT 24 56745262544 ps
T591 /workspace/coverage/default/18.sram_ctrl_partial_access_b2b.394213596 Jul 06 04:42:47 PM PDT 24 Jul 06 04:48:17 PM PDT 24 54008913660 ps
T592 /workspace/coverage/default/32.sram_ctrl_mem_partial_access.1880440321 Jul 06 04:43:23 PM PDT 24 Jul 06 04:44:39 PM PDT 24 5572118146 ps
T593 /workspace/coverage/default/49.sram_ctrl_multiple_keys.1502747646 Jul 06 04:44:48 PM PDT 24 Jul 06 05:00:48 PM PDT 24 15353811970 ps
T594 /workspace/coverage/default/23.sram_ctrl_throughput_w_partial_write.1729892590 Jul 06 04:42:56 PM PDT 24 Jul 06 04:43:13 PM PDT 24 712929484 ps
T139 /workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.1251617280 Jul 06 04:43:36 PM PDT 24 Jul 06 04:43:43 PM PDT 24 435790142 ps
T595 /workspace/coverage/default/13.sram_ctrl_access_during_key_req.429120682 Jul 06 04:42:43 PM PDT 24 Jul 06 04:50:40 PM PDT 24 6189166548 ps
T596 /workspace/coverage/default/35.sram_ctrl_multiple_keys.3828970540 Jul 06 04:43:30 PM PDT 24 Jul 06 04:53:01 PM PDT 24 2808926110 ps
T597 /workspace/coverage/default/27.sram_ctrl_multiple_keys.4158841062 Jul 06 04:43:01 PM PDT 24 Jul 06 05:06:59 PM PDT 24 11097311615 ps
T598 /workspace/coverage/default/3.sram_ctrl_executable.3828108350 Jul 06 04:42:02 PM PDT 24 Jul 06 04:56:06 PM PDT 24 10646605392 ps
T599 /workspace/coverage/default/4.sram_ctrl_throughput_w_partial_write.3079434694 Jul 06 04:42:13 PM PDT 24 Jul 06 04:43:28 PM PDT 24 3194740040 ps
T600 /workspace/coverage/default/18.sram_ctrl_stress_pipeline.2148989338 Jul 06 04:42:45 PM PDT 24 Jul 06 04:47:21 PM PDT 24 68960005708 ps
T601 /workspace/coverage/default/21.sram_ctrl_multiple_keys.3708106290 Jul 06 04:42:58 PM PDT 24 Jul 06 05:14:28 PM PDT 24 32176717852 ps
T602 /workspace/coverage/default/8.sram_ctrl_regwen.1309515436 Jul 06 04:42:21 PM PDT 24 Jul 06 04:59:51 PM PDT 24 15109290676 ps
T603 /workspace/coverage/default/26.sram_ctrl_executable.2539134741 Jul 06 04:42:58 PM PDT 24 Jul 06 05:09:32 PM PDT 24 20404935678 ps
T604 /workspace/coverage/default/3.sram_ctrl_ram_cfg.1237462903 Jul 06 04:42:19 PM PDT 24 Jul 06 04:42:23 PM PDT 24 348112818 ps
T605 /workspace/coverage/default/15.sram_ctrl_multiple_keys.2732160765 Jul 06 04:42:30 PM PDT 24 Jul 06 05:00:13 PM PDT 24 17547719515 ps
T606 /workspace/coverage/default/45.sram_ctrl_alert_test.904734414 Jul 06 04:44:27 PM PDT 24 Jul 06 04:44:28 PM PDT 24 30991428 ps
T607 /workspace/coverage/default/13.sram_ctrl_multiple_keys.1997181290 Jul 06 04:42:26 PM PDT 24 Jul 06 05:04:13 PM PDT 24 76908881197 ps
T608 /workspace/coverage/default/15.sram_ctrl_partial_access_b2b.3551227250 Jul 06 04:42:45 PM PDT 24 Jul 06 04:50:10 PM PDT 24 80291096946 ps
T609 /workspace/coverage/default/2.sram_ctrl_partial_access_b2b.3737490466 Jul 06 04:42:06 PM PDT 24 Jul 06 04:48:20 PM PDT 24 22506723799 ps
T610 /workspace/coverage/default/49.sram_ctrl_partial_access.3942507474 Jul 06 04:44:48 PM PDT 24 Jul 06 04:45:37 PM PDT 24 984344188 ps
T611 /workspace/coverage/default/49.sram_ctrl_ram_cfg.4214655507 Jul 06 04:44:49 PM PDT 24 Jul 06 04:44:53 PM PDT 24 346253199 ps
T612 /workspace/coverage/default/22.sram_ctrl_max_throughput.920938658 Jul 06 04:42:50 PM PDT 24 Jul 06 04:43:32 PM PDT 24 4276371562 ps
T117 /workspace/coverage/default/5.sram_ctrl_mem_partial_access.2472101846 Jul 06 04:42:24 PM PDT 24 Jul 06 04:44:10 PM PDT 24 5237049027 ps
T613 /workspace/coverage/default/28.sram_ctrl_smoke.2446108418 Jul 06 04:43:03 PM PDT 24 Jul 06 04:43:10 PM PDT 24 419055096 ps
T614 /workspace/coverage/default/48.sram_ctrl_mem_partial_access.1456193566 Jul 06 04:44:41 PM PDT 24 Jul 06 04:47:07 PM PDT 24 8371278813 ps
T615 /workspace/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.2706810528 Jul 06 04:42:44 PM PDT 24 Jul 06 04:45:42 PM PDT 24 8494926257 ps
T616 /workspace/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.4219356572 Jul 06 04:42:34 PM PDT 24 Jul 06 04:42:47 PM PDT 24 346763962 ps
T617 /workspace/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.3624220630 Jul 06 04:42:13 PM PDT 24 Jul 06 04:42:41 PM PDT 24 6124746624 ps
T618 /workspace/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.2235185099 Jul 06 04:42:35 PM PDT 24 Jul 06 04:44:58 PM PDT 24 18707182186 ps
T619 /workspace/coverage/default/42.sram_ctrl_stress_pipeline.2818310551 Jul 06 04:44:04 PM PDT 24 Jul 06 04:48:56 PM PDT 24 33584227891 ps
T620 /workspace/coverage/default/19.sram_ctrl_mem_partial_access.3024179126 Jul 06 04:42:49 PM PDT 24 Jul 06 04:45:27 PM PDT 24 18932931695 ps
T621 /workspace/coverage/default/46.sram_ctrl_max_throughput.1457730200 Jul 06 04:44:30 PM PDT 24 Jul 06 04:44:38 PM PDT 24 1415315677 ps
T622 /workspace/coverage/default/47.sram_ctrl_ram_cfg.1369082174 Jul 06 04:44:37 PM PDT 24 Jul 06 04:44:41 PM PDT 24 713713431 ps
T623 /workspace/coverage/default/2.sram_ctrl_bijection.1338183035 Jul 06 04:42:11 PM PDT 24 Jul 06 05:19:20 PM PDT 24 191995485543 ps
T624 /workspace/coverage/default/42.sram_ctrl_throughput_w_partial_write.3828356906 Jul 06 04:44:05 PM PDT 24 Jul 06 04:44:47 PM PDT 24 5164210541 ps
T625 /workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.1773943787 Jul 06 04:43:26 PM PDT 24 Jul 06 04:44:02 PM PDT 24 2541311744 ps
T626 /workspace/coverage/default/31.sram_ctrl_stress_pipeline.1640252382 Jul 06 04:43:11 PM PDT 24 Jul 06 04:47:30 PM PDT 24 4034180622 ps
T627 /workspace/coverage/default/24.sram_ctrl_smoke.3487391560 Jul 06 04:42:59 PM PDT 24 Jul 06 04:43:08 PM PDT 24 756508202 ps
T628 /workspace/coverage/default/10.sram_ctrl_mem_walk.3920924628 Jul 06 04:42:30 PM PDT 24 Jul 06 04:47:41 PM PDT 24 6108991587 ps
T629 /workspace/coverage/default/46.sram_ctrl_lc_escalation.295867595 Jul 06 04:44:33 PM PDT 24 Jul 06 04:45:37 PM PDT 24 19091536553 ps
T630 /workspace/coverage/default/29.sram_ctrl_bijection.235241060 Jul 06 04:43:03 PM PDT 24 Jul 06 05:08:58 PM PDT 24 140314781627 ps
T631 /workspace/coverage/default/8.sram_ctrl_multiple_keys.1786126699 Jul 06 04:42:22 PM PDT 24 Jul 06 04:51:52 PM PDT 24 37940461039 ps
T632 /workspace/coverage/default/13.sram_ctrl_bijection.2104641202 Jul 06 04:42:32 PM PDT 24 Jul 06 05:07:55 PM PDT 24 258268648802 ps
T633 /workspace/coverage/default/23.sram_ctrl_regwen.1505035795 Jul 06 04:43:00 PM PDT 24 Jul 06 04:55:37 PM PDT 24 14160768206 ps
T634 /workspace/coverage/default/30.sram_ctrl_alert_test.1008459481 Jul 06 04:43:10 PM PDT 24 Jul 06 04:43:11 PM PDT 24 34715497 ps
T635 /workspace/coverage/default/45.sram_ctrl_executable.2062985197 Jul 06 04:44:24 PM PDT 24 Jul 06 05:03:04 PM PDT 24 15019262549 ps
T636 /workspace/coverage/default/24.sram_ctrl_ram_cfg.164145201 Jul 06 04:42:52 PM PDT 24 Jul 06 04:42:56 PM PDT 24 716219759 ps
T637 /workspace/coverage/default/38.sram_ctrl_stress_all_with_rand_reset.3745865664 Jul 06 04:43:46 PM PDT 24 Jul 06 04:44:21 PM PDT 24 3631470249 ps
T638 /workspace/coverage/default/28.sram_ctrl_ram_cfg.4227691312 Jul 06 04:43:14 PM PDT 24 Jul 06 04:43:18 PM PDT 24 356796293 ps
T639 /workspace/coverage/default/20.sram_ctrl_mem_walk.2923679812 Jul 06 04:42:54 PM PDT 24 Jul 06 04:45:51 PM PDT 24 41435136944 ps
T640 /workspace/coverage/default/43.sram_ctrl_throughput_w_partial_write.4150620773 Jul 06 04:44:16 PM PDT 24 Jul 06 04:46:14 PM PDT 24 1564873089 ps
T641 /workspace/coverage/default/45.sram_ctrl_mem_walk.1050149176 Jul 06 04:44:26 PM PDT 24 Jul 06 04:46:59 PM PDT 24 4619767609 ps
T642 /workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.2024119012 Jul 06 04:43:35 PM PDT 24 Jul 06 04:44:16 PM PDT 24 771583541 ps
T643 /workspace/coverage/default/38.sram_ctrl_partial_access_b2b.1211402624 Jul 06 04:43:47 PM PDT 24 Jul 06 04:47:56 PM PDT 24 9880509047 ps
T644 /workspace/coverage/default/15.sram_ctrl_bijection.2787161426 Jul 06 04:42:37 PM PDT 24 Jul 06 05:08:28 PM PDT 24 121929173316 ps
T645 /workspace/coverage/default/46.sram_ctrl_stress_all.2060884339 Jul 06 04:44:37 PM PDT 24 Jul 06 06:29:26 PM PDT 24 190669282714 ps
T646 /workspace/coverage/default/6.sram_ctrl_alert_test.2109517051 Jul 06 04:42:15 PM PDT 24 Jul 06 04:42:16 PM PDT 24 15200184 ps
T647 /workspace/coverage/default/31.sram_ctrl_smoke.4058343481 Jul 06 04:43:13 PM PDT 24 Jul 06 04:43:23 PM PDT 24 735369561 ps
T648 /workspace/coverage/default/11.sram_ctrl_stress_all.429294724 Jul 06 04:42:19 PM PDT 24 Jul 06 05:44:03 PM PDT 24 66839071286 ps
T649 /workspace/coverage/default/34.sram_ctrl_lc_escalation.3348606447 Jul 06 04:43:30 PM PDT 24 Jul 06 04:44:34 PM PDT 24 40346132751 ps
T650 /workspace/coverage/default/2.sram_ctrl_throughput_w_partial_write.3298827228 Jul 06 04:41:58 PM PDT 24 Jul 06 04:42:09 PM PDT 24 3266383336 ps
T651 /workspace/coverage/default/30.sram_ctrl_bijection.2060750119 Jul 06 04:43:08 PM PDT 24 Jul 06 05:22:51 PM PDT 24 289163101374 ps
T652 /workspace/coverage/default/22.sram_ctrl_mem_walk.2509005028 Jul 06 04:42:57 PM PDT 24 Jul 06 04:45:29 PM PDT 24 7073468892 ps
T653 /workspace/coverage/default/14.sram_ctrl_regwen.3743282323 Jul 06 04:42:33 PM PDT 24 Jul 06 05:09:35 PM PDT 24 10637832699 ps
T654 /workspace/coverage/default/3.sram_ctrl_lc_escalation.453379777 Jul 06 04:42:03 PM PDT 24 Jul 06 04:42:32 PM PDT 24 8001931637 ps
T655 /workspace/coverage/default/5.sram_ctrl_access_during_key_req.836724466 Jul 06 04:42:11 PM PDT 24 Jul 06 05:00:18 PM PDT 24 70848488581 ps
T656 /workspace/coverage/default/47.sram_ctrl_bijection.3353314360 Jul 06 04:44:42 PM PDT 24 Jul 06 04:55:56 PM PDT 24 9517455289 ps
T657 /workspace/coverage/default/7.sram_ctrl_multiple_keys.593977242 Jul 06 04:42:14 PM PDT 24 Jul 06 04:47:06 PM PDT 24 3560958836 ps
T658 /workspace/coverage/default/45.sram_ctrl_throughput_w_partial_write.2301608271 Jul 06 04:44:27 PM PDT 24 Jul 06 04:44:45 PM PDT 24 2938268311 ps
T659 /workspace/coverage/default/3.sram_ctrl_max_throughput.2116901668 Jul 06 04:42:08 PM PDT 24 Jul 06 04:42:17 PM PDT 24 1413773858 ps
T660 /workspace/coverage/default/28.sram_ctrl_stress_all.4022202455 Jul 06 04:43:00 PM PDT 24 Jul 06 05:29:57 PM PDT 24 47410761049 ps
T661 /workspace/coverage/default/13.sram_ctrl_stress_pipeline.1301666119 Jul 06 04:42:42 PM PDT 24 Jul 06 04:45:31 PM PDT 24 8117240429 ps
T662 /workspace/coverage/default/12.sram_ctrl_ram_cfg.818441930 Jul 06 04:42:21 PM PDT 24 Jul 06 04:42:25 PM PDT 24 364404174 ps
T663 /workspace/coverage/default/9.sram_ctrl_bijection.2543151971 Jul 06 04:42:17 PM PDT 24 Jul 06 05:05:00 PM PDT 24 207638597020 ps
T664 /workspace/coverage/default/8.sram_ctrl_lc_escalation.115469158 Jul 06 04:42:31 PM PDT 24 Jul 06 04:43:05 PM PDT 24 21015444026 ps
T665 /workspace/coverage/default/22.sram_ctrl_multiple_keys.2563639827 Jul 06 04:42:50 PM PDT 24 Jul 06 05:17:18 PM PDT 24 34916125271 ps
T666 /workspace/coverage/default/32.sram_ctrl_executable.3207290114 Jul 06 04:43:20 PM PDT 24 Jul 06 05:04:00 PM PDT 24 15189089668 ps
T667 /workspace/coverage/default/28.sram_ctrl_lc_escalation.1104489138 Jul 06 04:43:04 PM PDT 24 Jul 06 04:44:12 PM PDT 24 44656028745 ps
T668 /workspace/coverage/default/29.sram_ctrl_access_during_key_req.2237784845 Jul 06 04:43:03 PM PDT 24 Jul 06 04:54:16 PM PDT 24 65258237115 ps
T669 /workspace/coverage/default/24.sram_ctrl_throughput_w_partial_write.3559059762 Jul 06 04:42:48 PM PDT 24 Jul 06 04:43:57 PM PDT 24 9382692839 ps
T670 /workspace/coverage/default/1.sram_ctrl_access_during_key_req.4066253605 Jul 06 04:41:47 PM PDT 24 Jul 06 05:03:45 PM PDT 24 34883920774 ps
T671 /workspace/coverage/default/44.sram_ctrl_smoke.3546388344 Jul 06 04:44:17 PM PDT 24 Jul 06 04:44:38 PM PDT 24 1580209583 ps
T672 /workspace/coverage/default/16.sram_ctrl_max_throughput.1522793474 Jul 06 04:42:40 PM PDT 24 Jul 06 04:44:28 PM PDT 24 3061865477 ps
T673 /workspace/coverage/default/37.sram_ctrl_alert_test.85562800 Jul 06 04:43:45 PM PDT 24 Jul 06 04:43:46 PM PDT 24 69478533 ps
T674 /workspace/coverage/default/14.sram_ctrl_alert_test.3690441785 Jul 06 04:42:32 PM PDT 24 Jul 06 04:42:34 PM PDT 24 44238096 ps
T675 /workspace/coverage/default/27.sram_ctrl_mem_walk.235265021 Jul 06 04:43:11 PM PDT 24 Jul 06 04:46:10 PM PDT 24 9173276022 ps
T676 /workspace/coverage/default/31.sram_ctrl_mem_partial_access.1122319414 Jul 06 04:43:19 PM PDT 24 Jul 06 04:45:28 PM PDT 24 2679492013 ps
T677 /workspace/coverage/default/44.sram_ctrl_stress_all.1913856533 Jul 06 04:44:20 PM PDT 24 Jul 06 05:32:21 PM PDT 24 41809637436 ps
T678 /workspace/coverage/default/4.sram_ctrl_smoke.3369398699 Jul 06 04:41:58 PM PDT 24 Jul 06 04:42:16 PM PDT 24 880589740 ps
T679 /workspace/coverage/default/43.sram_ctrl_ram_cfg.1436287549 Jul 06 04:44:15 PM PDT 24 Jul 06 04:44:19 PM PDT 24 351273429 ps
T680 /workspace/coverage/default/32.sram_ctrl_access_during_key_req.1673657422 Jul 06 04:43:22 PM PDT 24 Jul 06 04:57:12 PM PDT 24 15053932263 ps
T681 /workspace/coverage/default/38.sram_ctrl_smoke.3934728974 Jul 06 04:43:49 PM PDT 24 Jul 06 04:44:03 PM PDT 24 1240975014 ps
T682 /workspace/coverage/default/35.sram_ctrl_mem_partial_access.3213557671 Jul 06 04:43:35 PM PDT 24 Jul 06 04:46:16 PM PDT 24 10159241866 ps
T683 /workspace/coverage/default/11.sram_ctrl_ram_cfg.3101781007 Jul 06 04:42:29 PM PDT 24 Jul 06 04:42:33 PM PDT 24 342972431 ps
T684 /workspace/coverage/default/48.sram_ctrl_regwen.562886648 Jul 06 04:44:40 PM PDT 24 Jul 06 04:53:22 PM PDT 24 9881207397 ps
T685 /workspace/coverage/default/41.sram_ctrl_mem_partial_access.3753928136 Jul 06 04:44:07 PM PDT 24 Jul 06 04:46:40 PM PDT 24 4388397059 ps
T686 /workspace/coverage/default/6.sram_ctrl_max_throughput.3588387718 Jul 06 04:42:12 PM PDT 24 Jul 06 04:42:19 PM PDT 24 1316072660 ps
T687 /workspace/coverage/default/44.sram_ctrl_ram_cfg.3940390369 Jul 06 04:44:25 PM PDT 24 Jul 06 04:44:29 PM PDT 24 1475077596 ps
T688 /workspace/coverage/default/9.sram_ctrl_lc_escalation.3398207694 Jul 06 04:42:32 PM PDT 24 Jul 06 04:43:04 PM PDT 24 9528852440 ps
T689 /workspace/coverage/default/11.sram_ctrl_max_throughput.4215109955 Jul 06 04:42:31 PM PDT 24 Jul 06 04:43:54 PM PDT 24 3551427883 ps
T690 /workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.1614372629 Jul 06 04:43:40 PM PDT 24 Jul 06 04:45:45 PM PDT 24 787589577 ps
T691 /workspace/coverage/default/14.sram_ctrl_executable.2034181956 Jul 06 04:42:53 PM PDT 24 Jul 06 04:44:48 PM PDT 24 3060018850 ps
T692 /workspace/coverage/default/35.sram_ctrl_access_during_key_req.559646217 Jul 06 04:43:37 PM PDT 24 Jul 06 04:59:27 PM PDT 24 9947372298 ps
T693 /workspace/coverage/default/30.sram_ctrl_regwen.2945396970 Jul 06 04:43:12 PM PDT 24 Jul 06 04:43:54 PM PDT 24 3833927501 ps
T694 /workspace/coverage/default/13.sram_ctrl_max_throughput.241025450 Jul 06 04:42:29 PM PDT 24 Jul 06 04:42:36 PM PDT 24 818323547 ps
T695 /workspace/coverage/default/36.sram_ctrl_stress_pipeline.2714643833 Jul 06 04:43:37 PM PDT 24 Jul 06 04:45:51 PM PDT 24 8992045224 ps
T696 /workspace/coverage/default/17.sram_ctrl_mem_walk.536046935 Jul 06 04:42:34 PM PDT 24 Jul 06 04:45:29 PM PDT 24 21547860973 ps
T697 /workspace/coverage/default/7.sram_ctrl_ram_cfg.4238196245 Jul 06 04:42:30 PM PDT 24 Jul 06 04:42:33 PM PDT 24 827704970 ps
T698 /workspace/coverage/default/14.sram_ctrl_mem_partial_access.2928537960 Jul 06 04:42:32 PM PDT 24 Jul 06 04:44:42 PM PDT 24 4044246658 ps
T699 /workspace/coverage/default/49.sram_ctrl_executable.3268577603 Jul 06 04:44:47 PM PDT 24 Jul 06 04:53:07 PM PDT 24 7770179768 ps
T700 /workspace/coverage/default/24.sram_ctrl_mem_walk.2100256007 Jul 06 04:42:51 PM PDT 24 Jul 06 04:47:39 PM PDT 24 5476139952 ps
T701 /workspace/coverage/default/27.sram_ctrl_executable.149114376 Jul 06 04:43:06 PM PDT 24 Jul 06 04:44:46 PM PDT 24 1271527678 ps
T702 /workspace/coverage/default/2.sram_ctrl_stress_all.838757686 Jul 06 04:42:02 PM PDT 24 Jul 06 05:03:49 PM PDT 24 33260753224 ps
T703 /workspace/coverage/default/14.sram_ctrl_throughput_w_partial_write.1493251125 Jul 06 04:42:36 PM PDT 24 Jul 06 04:43:33 PM PDT 24 2889312883 ps
T704 /workspace/coverage/default/24.sram_ctrl_access_during_key_req.3543469316 Jul 06 04:42:58 PM PDT 24 Jul 06 05:19:55 PM PDT 24 20630057000 ps
T705 /workspace/coverage/default/23.sram_ctrl_stress_pipeline.2555792947 Jul 06 04:42:50 PM PDT 24 Jul 06 04:45:36 PM PDT 24 2753319658 ps
T706 /workspace/coverage/default/25.sram_ctrl_partial_access_b2b.1760448093 Jul 06 04:42:55 PM PDT 24 Jul 06 04:47:50 PM PDT 24 6702653944 ps
T707 /workspace/coverage/default/24.sram_ctrl_bijection.1414895593 Jul 06 04:43:00 PM PDT 24 Jul 06 04:55:32 PM PDT 24 33430427329 ps
T708 /workspace/coverage/default/9.sram_ctrl_stress_pipeline.3591153531 Jul 06 04:42:24 PM PDT 24 Jul 06 04:45:34 PM PDT 24 12425145423 ps
T709 /workspace/coverage/default/38.sram_ctrl_alert_test.2681057019 Jul 06 04:43:46 PM PDT 24 Jul 06 04:43:47 PM PDT 24 38987335 ps
T710 /workspace/coverage/default/3.sram_ctrl_access_during_key_req.3853045671 Jul 06 04:42:01 PM PDT 24 Jul 06 04:54:30 PM PDT 24 30891715912 ps
T711 /workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.1793482963 Jul 06 04:44:32 PM PDT 24 Jul 06 04:44:39 PM PDT 24 195316274 ps
T712 /workspace/coverage/default/20.sram_ctrl_stress_all.1485242486 Jul 06 04:42:44 PM PDT 24 Jul 06 06:09:56 PM PDT 24 136078254391 ps
T713 /workspace/coverage/default/48.sram_ctrl_partial_access.3660369486 Jul 06 04:44:44 PM PDT 24 Jul 06 04:47:27 PM PDT 24 2077304796 ps
T714 /workspace/coverage/default/33.sram_ctrl_ram_cfg.3293217827 Jul 06 04:43:27 PM PDT 24 Jul 06 04:43:30 PM PDT 24 1346338482 ps
T715 /workspace/coverage/default/30.sram_ctrl_stress_all.525486783 Jul 06 04:43:10 PM PDT 24 Jul 06 06:02:13 PM PDT 24 174721417132 ps
T716 /workspace/coverage/default/12.sram_ctrl_throughput_w_partial_write.346253291 Jul 06 04:42:24 PM PDT 24 Jul 06 04:42:32 PM PDT 24 2492062601 ps
T717 /workspace/coverage/default/23.sram_ctrl_mem_walk.431552007 Jul 06 04:43:04 PM PDT 24 Jul 06 04:45:42 PM PDT 24 28831378278 ps
T718 /workspace/coverage/default/7.sram_ctrl_bijection.1457373391 Jul 06 04:42:11 PM PDT 24 Jul 06 04:52:06 PM PDT 24 45558781299 ps
T719 /workspace/coverage/default/45.sram_ctrl_partial_access.2382356001 Jul 06 04:44:26 PM PDT 24 Jul 06 04:44:43 PM PDT 24 630511105 ps
T720 /workspace/coverage/default/38.sram_ctrl_mem_walk.3115320209 Jul 06 04:43:47 PM PDT 24 Jul 06 04:47:03 PM PDT 24 43118633509 ps
T721 /workspace/coverage/default/2.sram_ctrl_ram_cfg.2063593969 Jul 06 04:42:03 PM PDT 24 Jul 06 04:42:07 PM PDT 24 707198619 ps
T722 /workspace/coverage/default/12.sram_ctrl_mem_partial_access.55286462 Jul 06 04:42:25 PM PDT 24 Jul 06 04:45:24 PM PDT 24 17544083895 ps
T723 /workspace/coverage/default/16.sram_ctrl_access_during_key_req.1033579383 Jul 06 04:42:28 PM PDT 24 Jul 06 04:47:24 PM PDT 24 10204801908 ps
T724 /workspace/coverage/default/7.sram_ctrl_access_during_key_req.516021597 Jul 06 04:42:33 PM PDT 24 Jul 06 05:01:39 PM PDT 24 61709780130 ps
T725 /workspace/coverage/default/8.sram_ctrl_smoke.4275761380 Jul 06 04:42:20 PM PDT 24 Jul 06 04:42:32 PM PDT 24 2463860087 ps
T726 /workspace/coverage/default/27.sram_ctrl_partial_access_b2b.1499688721 Jul 06 04:43:08 PM PDT 24 Jul 06 04:49:46 PM PDT 24 82633241844 ps
T727 /workspace/coverage/default/32.sram_ctrl_lc_escalation.2050257199 Jul 06 04:43:23 PM PDT 24 Jul 06 04:44:30 PM PDT 24 10322656123 ps
T728 /workspace/coverage/default/46.sram_ctrl_ram_cfg.867262731 Jul 06 04:44:33 PM PDT 24 Jul 06 04:44:37 PM PDT 24 1612045061 ps
T729 /workspace/coverage/default/13.sram_ctrl_throughput_w_partial_write.266345501 Jul 06 04:42:30 PM PDT 24 Jul 06 04:42:44 PM PDT 24 4326663518 ps
T730 /workspace/coverage/default/42.sram_ctrl_alert_test.1631690931 Jul 06 04:44:09 PM PDT 24 Jul 06 04:44:10 PM PDT 24 14625134 ps
T731 /workspace/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.2740912833 Jul 06 04:42:16 PM PDT 24 Jul 06 04:43:28 PM PDT 24 998409842 ps
T732 /workspace/coverage/default/44.sram_ctrl_mem_walk.1522602537 Jul 06 04:44:19 PM PDT 24 Jul 06 04:49:49 PM PDT 24 14109731536 ps
T733 /workspace/coverage/default/11.sram_ctrl_mem_walk.1084173622 Jul 06 04:42:39 PM PDT 24 Jul 06 04:48:31 PM PDT 24 73945666102 ps
T734 /workspace/coverage/default/26.sram_ctrl_lc_escalation.2526251215 Jul 06 04:43:06 PM PDT 24 Jul 06 04:44:04 PM PDT 24 9992100344 ps
T735 /workspace/coverage/default/27.sram_ctrl_regwen.4255090373 Jul 06 04:42:59 PM PDT 24 Jul 06 04:45:15 PM PDT 24 3065041324 ps
T736 /workspace/coverage/default/26.sram_ctrl_bijection.928038777 Jul 06 04:43:03 PM PDT 24 Jul 06 05:21:58 PM PDT 24 33124326847 ps
T737 /workspace/coverage/default/48.sram_ctrl_alert_test.1287707713 Jul 06 04:44:47 PM PDT 24 Jul 06 04:44:48 PM PDT 24 21183085 ps
T738 /workspace/coverage/default/41.sram_ctrl_mem_walk.1326790943 Jul 06 04:44:04 PM PDT 24 Jul 06 04:49:00 PM PDT 24 5307301332 ps
T739 /workspace/coverage/default/35.sram_ctrl_executable.3318764899 Jul 06 04:43:35 PM PDT 24 Jul 06 04:46:07 PM PDT 24 5275045547 ps
T740 /workspace/coverage/default/12.sram_ctrl_stress_pipeline.1689766434 Jul 06 04:42:43 PM PDT 24 Jul 06 04:45:32 PM PDT 24 23073364178 ps
T741 /workspace/coverage/default/39.sram_ctrl_partial_access_b2b.2070449381 Jul 06 04:43:51 PM PDT 24 Jul 06 04:50:43 PM PDT 24 17639188049 ps
T742 /workspace/coverage/default/37.sram_ctrl_stress_all_with_rand_reset.1234725062 Jul 06 04:43:41 PM PDT 24 Jul 06 04:44:06 PM PDT 24 667938218 ps
T743 /workspace/coverage/default/45.sram_ctrl_partial_access_b2b.3174190494 Jul 06 04:44:25 PM PDT 24 Jul 06 04:50:27 PM PDT 24 14284606157 ps
T744 /workspace/coverage/default/38.sram_ctrl_regwen.542656984 Jul 06 04:43:47 PM PDT 24 Jul 06 04:59:18 PM PDT 24 33031289856 ps
T745 /workspace/coverage/default/25.sram_ctrl_access_during_key_req.421917706 Jul 06 04:43:01 PM PDT 24 Jul 06 04:57:20 PM PDT 24 11453210406 ps
T746 /workspace/coverage/default/33.sram_ctrl_partial_access_b2b.288614748 Jul 06 04:43:25 PM PDT 24 Jul 06 04:50:21 PM PDT 24 6520415546 ps
T747 /workspace/coverage/default/49.sram_ctrl_partial_access_b2b.2059021724 Jul 06 04:44:47 PM PDT 24 Jul 06 04:49:58 PM PDT 24 5391868773 ps
T748 /workspace/coverage/default/1.sram_ctrl_max_throughput.154111050 Jul 06 04:41:57 PM PDT 24 Jul 06 04:43:47 PM PDT 24 7652359551 ps
T749 /workspace/coverage/default/34.sram_ctrl_stress_pipeline.1432110837 Jul 06 04:43:45 PM PDT 24 Jul 06 04:48:17 PM PDT 24 14867621170 ps
T750 /workspace/coverage/default/0.sram_ctrl_mem_walk.3896272116 Jul 06 04:41:53 PM PDT 24 Jul 06 04:44:33 PM PDT 24 14729103840 ps
T751 /workspace/coverage/default/13.sram_ctrl_alert_test.1883310306 Jul 06 04:42:44 PM PDT 24 Jul 06 04:42:50 PM PDT 24 46577943 ps
T752 /workspace/coverage/default/9.sram_ctrl_access_during_key_req.439755918 Jul 06 04:42:35 PM PDT 24 Jul 06 04:58:14 PM PDT 24 42554269773 ps
T753 /workspace/coverage/default/18.sram_ctrl_ram_cfg.2176058657 Jul 06 04:42:50 PM PDT 24 Jul 06 04:42:55 PM PDT 24 3747751590 ps
T754 /workspace/coverage/default/20.sram_ctrl_smoke.2724856903 Jul 06 04:42:41 PM PDT 24 Jul 06 04:42:53 PM PDT 24 1837819202 ps
T755 /workspace/coverage/default/3.sram_ctrl_partial_access_b2b.3211886338 Jul 06 04:42:04 PM PDT 24 Jul 06 04:48:17 PM PDT 24 36192529670 ps
T756 /workspace/coverage/default/35.sram_ctrl_regwen.1160110745 Jul 06 04:43:37 PM PDT 24 Jul 06 04:55:56 PM PDT 24 11920782463 ps
T757 /workspace/coverage/default/7.sram_ctrl_executable.431440260 Jul 06 04:42:26 PM PDT 24 Jul 06 04:54:30 PM PDT 24 39192661902 ps
T758 /workspace/coverage/default/18.sram_ctrl_mem_partial_access.1444183685 Jul 06 04:42:47 PM PDT 24 Jul 06 04:44:13 PM PDT 24 14026440810 ps
T759 /workspace/coverage/default/35.sram_ctrl_alert_test.4255508439 Jul 06 04:43:37 PM PDT 24 Jul 06 04:43:38 PM PDT 24 52504468 ps
T760 /workspace/coverage/default/43.sram_ctrl_multiple_keys.1153306229 Jul 06 04:44:08 PM PDT 24 Jul 06 05:02:51 PM PDT 24 17724425774 ps
T761 /workspace/coverage/default/27.sram_ctrl_stress_pipeline.3707641858 Jul 06 04:42:58 PM PDT 24 Jul 06 04:46:51 PM PDT 24 3728199017 ps
T762 /workspace/coverage/default/25.sram_ctrl_max_throughput.2586705072 Jul 06 04:43:05 PM PDT 24 Jul 06 04:43:33 PM PDT 24 714762395 ps
T763 /workspace/coverage/default/16.sram_ctrl_throughput_w_partial_write.234411857 Jul 06 04:42:28 PM PDT 24 Jul 06 04:43:15 PM PDT 24 763798014 ps
T764 /workspace/coverage/default/28.sram_ctrl_regwen.752206573 Jul 06 04:42:59 PM PDT 24 Jul 06 05:10:00 PM PDT 24 7606020389 ps
T765 /workspace/coverage/default/35.sram_ctrl_bijection.2786832252 Jul 06 04:43:31 PM PDT 24 Jul 06 05:21:34 PM PDT 24 287381472310 ps
T766 /workspace/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.4110169072 Jul 06 04:42:04 PM PDT 24 Jul 06 04:43:00 PM PDT 24 1327216915 ps
T767 /workspace/coverage/default/33.sram_ctrl_multiple_keys.2191672932 Jul 06 04:43:26 PM PDT 24 Jul 06 05:09:49 PM PDT 24 22152102910 ps
T768 /workspace/coverage/default/26.sram_ctrl_partial_access_b2b.2621361253 Jul 06 04:43:00 PM PDT 24 Jul 06 04:46:46 PM PDT 24 3826651560 ps
T769 /workspace/coverage/default/37.sram_ctrl_lc_escalation.3498383322 Jul 06 04:43:49 PM PDT 24 Jul 06 04:44:25 PM PDT 24 10364398696 ps
T770 /workspace/coverage/default/16.sram_ctrl_stress_all.3272075174 Jul 06 04:42:45 PM PDT 24 Jul 06 05:55:03 PM PDT 24 387226753647 ps
T771 /workspace/coverage/default/0.sram_ctrl_regwen.1667874169 Jul 06 04:42:00 PM PDT 24 Jul 06 04:53:10 PM PDT 24 32280994929 ps
T772 /workspace/coverage/default/43.sram_ctrl_lc_escalation.3596844818 Jul 06 04:44:15 PM PDT 24 Jul 06 04:44:39 PM PDT 24 12625488192 ps
T773 /workspace/coverage/default/0.sram_ctrl_smoke.503934758 Jul 06 04:42:02 PM PDT 24 Jul 06 04:42:38 PM PDT 24 754210823 ps
T774 /workspace/coverage/default/31.sram_ctrl_alert_test.3088045989 Jul 06 04:43:19 PM PDT 24 Jul 06 04:43:20 PM PDT 24 12013609 ps
T775 /workspace/coverage/default/28.sram_ctrl_alert_test.593030416 Jul 06 04:42:59 PM PDT 24 Jul 06 04:43:02 PM PDT 24 19006928 ps
T776 /workspace/coverage/default/48.sram_ctrl_ram_cfg.1440497589 Jul 06 04:44:44 PM PDT 24 Jul 06 04:44:48 PM PDT 24 360835404 ps
T777 /workspace/coverage/default/41.sram_ctrl_lc_escalation.4185957853 Jul 06 04:44:07 PM PDT 24 Jul 06 04:45:44 PM PDT 24 52257032512 ps
T778 /workspace/coverage/default/2.sram_ctrl_smoke.2441332621 Jul 06 04:42:10 PM PDT 24 Jul 06 04:42:33 PM PDT 24 3507809433 ps
T779 /workspace/coverage/default/33.sram_ctrl_partial_access.2360571281 Jul 06 04:43:25 PM PDT 24 Jul 06 04:44:29 PM PDT 24 13438807713 ps
T780 /workspace/coverage/default/28.sram_ctrl_mem_walk.543138647 Jul 06 04:42:59 PM PDT 24 Jul 06 04:45:58 PM PDT 24 57758049989 ps
T781 /workspace/coverage/default/33.sram_ctrl_bijection.541055334 Jul 06 04:43:27 PM PDT 24 Jul 06 04:56:08 PM PDT 24 32857563360 ps
T782 /workspace/coverage/default/10.sram_ctrl_bijection.816826854 Jul 06 04:42:28 PM PDT 24 Jul 06 05:28:09 PM PDT 24 459962175500 ps
T783 /workspace/coverage/default/33.sram_ctrl_smoke.3091638458 Jul 06 04:43:25 PM PDT 24 Jul 06 04:43:45 PM PDT 24 1148621650 ps
T784 /workspace/coverage/default/35.sram_ctrl_ram_cfg.2474328794 Jul 06 04:43:36 PM PDT 24 Jul 06 04:43:40 PM PDT 24 1353247652 ps
T785 /workspace/coverage/default/4.sram_ctrl_stress_all.1552599759 Jul 06 04:42:13 PM PDT 24 Jul 06 05:49:04 PM PDT 24 116363079879 ps
T31 /workspace/coverage/default/4.sram_ctrl_sec_cm.1432179255 Jul 06 04:42:07 PM PDT 24 Jul 06 04:42:10 PM PDT 24 341171069 ps
T786 /workspace/coverage/default/4.sram_ctrl_mem_partial_access.3318304477 Jul 06 04:42:07 PM PDT 24 Jul 06 04:44:12 PM PDT 24 7863146204 ps
T787 /workspace/coverage/default/2.sram_ctrl_alert_test.174897335 Jul 06 04:42:01 PM PDT 24 Jul 06 04:42:02 PM PDT 24 47330413 ps
T788 /workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.848904000 Jul 06 04:44:49 PM PDT 24 Jul 06 04:45:33 PM PDT 24 1623279616 ps
T789 /workspace/coverage/default/36.sram_ctrl_stress_all.139045564 Jul 06 04:43:39 PM PDT 24 Jul 06 06:26:08 PM PDT 24 220624105736 ps
T790 /workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.3087970231 Jul 06 04:44:03 PM PDT 24 Jul 06 04:44:26 PM PDT 24 1146451862 ps
T791 /workspace/coverage/default/31.sram_ctrl_throughput_w_partial_write.2047069112 Jul 06 04:43:09 PM PDT 24 Jul 06 04:43:26 PM PDT 24 9902276824 ps
T792 /workspace/coverage/default/29.sram_ctrl_lc_escalation.1973490300 Jul 06 04:43:07 PM PDT 24 Jul 06 04:44:37 PM PDT 24 26309612782 ps
T793 /workspace/coverage/default/21.sram_ctrl_partial_access.1478689870 Jul 06 04:42:49 PM PDT 24 Jul 06 04:45:17 PM PDT 24 5472662713 ps
T794 /workspace/coverage/default/23.sram_ctrl_access_during_key_req.3587212832 Jul 06 04:42:56 PM PDT 24 Jul 06 04:52:38 PM PDT 24 39604564732 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%