Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.24 99.18 95.41 100.00 100.00 96.12 99.56 97.44


Total test records in report: 888
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T315 /workspace/coverage/default/24.sram_ctrl_partial_access.2307345147 May 30 03:30:08 PM PDT 24 May 30 03:30:24 PM PDT 24 644696913 ps
T316 /workspace/coverage/default/18.sram_ctrl_regwen.3961078448 May 30 03:29:21 PM PDT 24 May 30 03:32:43 PM PDT 24 4831609333 ps
T317 /workspace/coverage/default/26.sram_ctrl_multiple_keys.991346264 May 30 03:30:36 PM PDT 24 May 30 03:56:43 PM PDT 24 59325109464 ps
T318 /workspace/coverage/default/25.sram_ctrl_alert_test.235343 May 30 03:30:31 PM PDT 24 May 30 03:30:33 PM PDT 24 14258610 ps
T319 /workspace/coverage/default/46.sram_ctrl_alert_test.1637159990 May 30 03:33:31 PM PDT 24 May 30 03:33:33 PM PDT 24 30994857 ps
T320 /workspace/coverage/default/47.sram_ctrl_max_throughput.3418965704 May 30 03:33:31 PM PDT 24 May 30 03:35:05 PM PDT 24 452507912 ps
T321 /workspace/coverage/default/29.sram_ctrl_mem_partial_access.2523663119 May 30 03:31:02 PM PDT 24 May 30 03:31:09 PM PDT 24 199861910 ps
T322 /workspace/coverage/default/28.sram_ctrl_max_throughput.3002174755 May 30 03:30:44 PM PDT 24 May 30 03:30:50 PM PDT 24 484936095 ps
T323 /workspace/coverage/default/42.sram_ctrl_executable.600327735 May 30 03:32:56 PM PDT 24 May 30 03:42:23 PM PDT 24 9717578846 ps
T324 /workspace/coverage/default/28.sram_ctrl_smoke.3139913951 May 30 03:30:41 PM PDT 24 May 30 03:31:47 PM PDT 24 412288532 ps
T325 /workspace/coverage/default/4.sram_ctrl_mem_walk.3831780171 May 30 03:27:29 PM PDT 24 May 30 03:27:36 PM PDT 24 1237002450 ps
T326 /workspace/coverage/default/6.sram_ctrl_lc_escalation.1963963128 May 30 03:27:42 PM PDT 24 May 30 03:27:51 PM PDT 24 1369590732 ps
T327 /workspace/coverage/default/48.sram_ctrl_regwen.1585396584 May 30 03:33:41 PM PDT 24 May 30 04:05:33 PM PDT 24 38124298320 ps
T328 /workspace/coverage/default/40.sram_ctrl_max_throughput.884283862 May 30 03:32:33 PM PDT 24 May 30 03:32:52 PM PDT 24 70292203 ps
T329 /workspace/coverage/default/7.sram_ctrl_regwen.4054100130 May 30 03:27:49 PM PDT 24 May 30 03:45:44 PM PDT 24 11475879272 ps
T330 /workspace/coverage/default/31.sram_ctrl_max_throughput.1408392525 May 30 03:31:12 PM PDT 24 May 30 03:33:26 PM PDT 24 161188113 ps
T331 /workspace/coverage/default/41.sram_ctrl_ram_cfg.1638581492 May 30 03:32:41 PM PDT 24 May 30 03:32:43 PM PDT 24 77245605 ps
T332 /workspace/coverage/default/9.sram_ctrl_mem_walk.1565012717 May 30 03:28:05 PM PDT 24 May 30 03:28:17 PM PDT 24 578176852 ps
T333 /workspace/coverage/default/18.sram_ctrl_ram_cfg.2414497386 May 30 03:29:22 PM PDT 24 May 30 03:29:25 PM PDT 24 46053115 ps
T334 /workspace/coverage/default/22.sram_ctrl_regwen.2751321077 May 30 03:29:54 PM PDT 24 May 30 03:40:17 PM PDT 24 102958694097 ps
T335 /workspace/coverage/default/46.sram_ctrl_regwen.1906973093 May 30 03:33:31 PM PDT 24 May 30 03:42:09 PM PDT 24 36513112086 ps
T336 /workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.2569872191 May 30 03:32:12 PM PDT 24 May 30 03:33:01 PM PDT 24 432838296 ps
T337 /workspace/coverage/default/20.sram_ctrl_alert_test.1913093964 May 30 03:29:44 PM PDT 24 May 30 03:29:46 PM PDT 24 35688402 ps
T338 /workspace/coverage/default/32.sram_ctrl_partial_access.1416043688 May 30 03:31:22 PM PDT 24 May 30 03:33:34 PM PDT 24 1228586161 ps
T339 /workspace/coverage/default/17.sram_ctrl_ram_cfg.1870688723 May 30 03:29:11 PM PDT 24 May 30 03:29:14 PM PDT 24 81765237 ps
T340 /workspace/coverage/default/38.sram_ctrl_lc_escalation.1884630318 May 30 03:32:12 PM PDT 24 May 30 03:32:19 PM PDT 24 1479204427 ps
T341 /workspace/coverage/default/46.sram_ctrl_partial_access_b2b.3880049625 May 30 03:33:20 PM PDT 24 May 30 03:39:11 PM PDT 24 63073692667 ps
T342 /workspace/coverage/default/36.sram_ctrl_smoke.2649063712 May 30 03:31:55 PM PDT 24 May 30 03:32:45 PM PDT 24 361954886 ps
T343 /workspace/coverage/default/23.sram_ctrl_max_throughput.559254297 May 30 03:30:07 PM PDT 24 May 30 03:30:47 PM PDT 24 420264173 ps
T344 /workspace/coverage/default/9.sram_ctrl_multiple_keys.1335847837 May 30 03:28:04 PM PDT 24 May 30 03:35:05 PM PDT 24 2851272808 ps
T345 /workspace/coverage/default/34.sram_ctrl_partial_access.3152349221 May 30 03:31:34 PM PDT 24 May 30 03:31:39 PM PDT 24 369199468 ps
T100 /workspace/coverage/default/3.sram_ctrl_mem_partial_access.346670426 May 30 03:27:28 PM PDT 24 May 30 03:27:35 PM PDT 24 1582780923 ps
T346 /workspace/coverage/default/15.sram_ctrl_smoke.869701880 May 30 03:28:47 PM PDT 24 May 30 03:30:59 PM PDT 24 292244671 ps
T347 /workspace/coverage/default/5.sram_ctrl_lc_escalation.3597311402 May 30 03:27:39 PM PDT 24 May 30 03:27:49 PM PDT 24 1164726624 ps
T348 /workspace/coverage/default/26.sram_ctrl_bijection.55083319 May 30 03:30:32 PM PDT 24 May 30 03:31:02 PM PDT 24 9797783300 ps
T349 /workspace/coverage/default/24.sram_ctrl_multiple_keys.2295835913 May 30 03:30:09 PM PDT 24 May 30 03:32:51 PM PDT 24 2598459442 ps
T350 /workspace/coverage/default/30.sram_ctrl_stress_pipeline.1498325472 May 30 03:31:05 PM PDT 24 May 30 03:33:56 PM PDT 24 4614737270 ps
T351 /workspace/coverage/default/34.sram_ctrl_multiple_keys.1478492737 May 30 03:31:32 PM PDT 24 May 30 03:53:23 PM PDT 24 95846469379 ps
T352 /workspace/coverage/default/33.sram_ctrl_executable.1717443078 May 30 03:31:33 PM PDT 24 May 30 03:41:59 PM PDT 24 6227692967 ps
T353 /workspace/coverage/default/31.sram_ctrl_regwen.3635803414 May 30 03:31:12 PM PDT 24 May 30 03:42:45 PM PDT 24 3807746748 ps
T83 /workspace/coverage/default/13.sram_ctrl_multiple_keys.3488264503 May 30 03:28:40 PM PDT 24 May 30 03:47:42 PM PDT 24 48101587309 ps
T354 /workspace/coverage/default/6.sram_ctrl_ram_cfg.3021866204 May 30 03:27:39 PM PDT 24 May 30 03:27:42 PM PDT 24 47166893 ps
T355 /workspace/coverage/default/48.sram_ctrl_lc_escalation.3320571489 May 30 03:33:40 PM PDT 24 May 30 03:33:49 PM PDT 24 2369400350 ps
T356 /workspace/coverage/default/6.sram_ctrl_stress_pipeline.309332622 May 30 03:27:40 PM PDT 24 May 30 03:30:59 PM PDT 24 3482604352 ps
T357 /workspace/coverage/default/27.sram_ctrl_multiple_keys.2624355052 May 30 03:30:32 PM PDT 24 May 30 03:48:02 PM PDT 24 21416464003 ps
T358 /workspace/coverage/default/34.sram_ctrl_partial_access_b2b.1614795135 May 30 03:31:32 PM PDT 24 May 30 03:38:09 PM PDT 24 61315206988 ps
T359 /workspace/coverage/default/31.sram_ctrl_executable.635378124 May 30 03:31:14 PM PDT 24 May 30 03:44:15 PM PDT 24 8915111167 ps
T360 /workspace/coverage/default/20.sram_ctrl_multiple_keys.1413072712 May 30 03:29:34 PM PDT 24 May 30 03:47:40 PM PDT 24 5820340871 ps
T361 /workspace/coverage/default/32.sram_ctrl_executable.515377015 May 30 03:31:24 PM PDT 24 May 30 04:06:00 PM PDT 24 52877548136 ps
T362 /workspace/coverage/default/36.sram_ctrl_max_throughput.3955257226 May 30 03:31:56 PM PDT 24 May 30 03:33:05 PM PDT 24 138107080 ps
T363 /workspace/coverage/default/48.sram_ctrl_multiple_keys.3064231088 May 30 03:33:39 PM PDT 24 May 30 03:46:36 PM PDT 24 18608195640 ps
T364 /workspace/coverage/default/33.sram_ctrl_ram_cfg.3279290489 May 30 03:31:34 PM PDT 24 May 30 03:31:36 PM PDT 24 76753008 ps
T365 /workspace/coverage/default/34.sram_ctrl_ram_cfg.1067622191 May 30 03:31:44 PM PDT 24 May 30 03:31:46 PM PDT 24 51207155 ps
T366 /workspace/coverage/default/49.sram_ctrl_partial_access_b2b.3017607507 May 30 03:33:49 PM PDT 24 May 30 03:41:35 PM PDT 24 8992880498 ps
T367 /workspace/coverage/default/31.sram_ctrl_alert_test.4268744810 May 30 03:31:22 PM PDT 24 May 30 03:31:24 PM PDT 24 13844696 ps
T84 /workspace/coverage/default/29.sram_ctrl_multiple_keys.678479583 May 30 03:30:51 PM PDT 24 May 30 03:53:24 PM PDT 24 16836322471 ps
T368 /workspace/coverage/default/18.sram_ctrl_partial_access_b2b.802858927 May 30 03:29:25 PM PDT 24 May 30 03:38:24 PM PDT 24 23448874820 ps
T369 /workspace/coverage/default/26.sram_ctrl_max_throughput.3167865468 May 30 03:30:31 PM PDT 24 May 30 03:30:52 PM PDT 24 280676492 ps
T370 /workspace/coverage/default/8.sram_ctrl_executable.1336634269 May 30 03:27:50 PM PDT 24 May 30 03:56:23 PM PDT 24 17942292284 ps
T371 /workspace/coverage/default/29.sram_ctrl_alert_test.3962809935 May 30 03:31:02 PM PDT 24 May 30 03:31:04 PM PDT 24 31767110 ps
T372 /workspace/coverage/default/12.sram_ctrl_multiple_keys.4180309457 May 30 03:28:27 PM PDT 24 May 30 03:37:38 PM PDT 24 6270732144 ps
T373 /workspace/coverage/default/21.sram_ctrl_multiple_keys.2364650587 May 30 03:29:44 PM PDT 24 May 30 03:40:27 PM PDT 24 2664186085 ps
T374 /workspace/coverage/default/22.sram_ctrl_mem_partial_access.3960880548 May 30 03:29:55 PM PDT 24 May 30 03:29:59 PM PDT 24 411631815 ps
T375 /workspace/coverage/default/46.sram_ctrl_smoke.3099311757 May 30 03:33:23 PM PDT 24 May 30 03:33:44 PM PDT 24 2343956383 ps
T27 /workspace/coverage/default/26.sram_ctrl_stress_all_with_rand_reset.3779972012 May 30 03:30:32 PM PDT 24 May 30 03:30:41 PM PDT 24 745235882 ps
T376 /workspace/coverage/default/20.sram_ctrl_mem_walk.265730638 May 30 03:29:44 PM PDT 24 May 30 03:29:57 PM PDT 24 3426853291 ps
T377 /workspace/coverage/default/32.sram_ctrl_mem_partial_access.1856510948 May 30 03:31:23 PM PDT 24 May 30 03:31:29 PM PDT 24 364266123 ps
T378 /workspace/coverage/default/34.sram_ctrl_lc_escalation.893155678 May 30 03:31:45 PM PDT 24 May 30 03:31:54 PM PDT 24 690381009 ps
T20 /workspace/coverage/default/1.sram_ctrl_sec_cm.3754603743 May 30 03:27:06 PM PDT 24 May 30 03:27:09 PM PDT 24 337051631 ps
T379 /workspace/coverage/default/20.sram_ctrl_smoke.777679711 May 30 03:29:32 PM PDT 24 May 30 03:29:38 PM PDT 24 150184343 ps
T380 /workspace/coverage/default/3.sram_ctrl_multiple_keys.3313857718 May 30 03:27:17 PM PDT 24 May 30 03:30:21 PM PDT 24 1549325394 ps
T381 /workspace/coverage/default/30.sram_ctrl_ram_cfg.3530328165 May 30 03:31:12 PM PDT 24 May 30 03:31:14 PM PDT 24 29260120 ps
T382 /workspace/coverage/default/11.sram_ctrl_executable.2268689601 May 30 03:28:28 PM PDT 24 May 30 03:52:32 PM PDT 24 4895043026 ps
T383 /workspace/coverage/default/16.sram_ctrl_executable.237706409 May 30 03:28:59 PM PDT 24 May 30 03:54:47 PM PDT 24 24370173259 ps
T384 /workspace/coverage/default/25.sram_ctrl_partial_access_b2b.1071689434 May 30 03:30:20 PM PDT 24 May 30 03:34:51 PM PDT 24 4724433539 ps
T385 /workspace/coverage/default/35.sram_ctrl_partial_access_b2b.1916494134 May 30 03:31:45 PM PDT 24 May 30 03:36:21 PM PDT 24 19082331451 ps
T386 /workspace/coverage/default/12.sram_ctrl_executable.21228226 May 30 03:28:27 PM PDT 24 May 30 03:35:57 PM PDT 24 3191851354 ps
T387 /workspace/coverage/default/37.sram_ctrl_stress_pipeline.2859508496 May 30 03:32:05 PM PDT 24 May 30 03:36:00 PM PDT 24 4429150000 ps
T388 /workspace/coverage/default/15.sram_ctrl_mem_walk.4080145172 May 30 03:28:59 PM PDT 24 May 30 03:29:06 PM PDT 24 87608101 ps
T389 /workspace/coverage/default/39.sram_ctrl_multiple_keys.2340803567 May 30 03:32:18 PM PDT 24 May 30 03:41:14 PM PDT 24 32609078181 ps
T390 /workspace/coverage/default/1.sram_ctrl_multiple_keys.1831364335 May 30 03:27:06 PM PDT 24 May 30 03:44:02 PM PDT 24 66999964940 ps
T391 /workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.1675773100 May 30 03:31:58 PM PDT 24 May 30 03:33:53 PM PDT 24 216024309 ps
T392 /workspace/coverage/default/21.sram_ctrl_regwen.2851884606 May 30 03:29:44 PM PDT 24 May 30 03:56:52 PM PDT 24 11620273014 ps
T393 /workspace/coverage/default/2.sram_ctrl_multiple_keys.3065195004 May 30 03:27:06 PM PDT 24 May 30 03:34:25 PM PDT 24 13279194857 ps
T394 /workspace/coverage/default/0.sram_ctrl_multiple_keys.536286776 May 30 03:27:04 PM PDT 24 May 30 03:36:58 PM PDT 24 1903953803 ps
T395 /workspace/coverage/default/38.sram_ctrl_partial_access.199785882 May 30 03:32:06 PM PDT 24 May 30 03:32:34 PM PDT 24 377844502 ps
T396 /workspace/coverage/default/44.sram_ctrl_partial_access.585650879 May 30 03:33:02 PM PDT 24 May 30 03:34:33 PM PDT 24 1313600019 ps
T397 /workspace/coverage/default/41.sram_ctrl_lc_escalation.1050873490 May 30 03:32:40 PM PDT 24 May 30 03:32:49 PM PDT 24 1876337817 ps
T398 /workspace/coverage/default/5.sram_ctrl_multiple_keys.2629987515 May 30 03:27:28 PM PDT 24 May 30 03:44:21 PM PDT 24 56147043998 ps
T399 /workspace/coverage/default/41.sram_ctrl_mem_walk.4130331830 May 30 03:32:40 PM PDT 24 May 30 03:32:47 PM PDT 24 941429391 ps
T400 /workspace/coverage/default/3.sram_ctrl_smoke.2368997918 May 30 03:27:17 PM PDT 24 May 30 03:28:26 PM PDT 24 2196848324 ps
T401 /workspace/coverage/default/39.sram_ctrl_smoke.4098517867 May 30 03:32:17 PM PDT 24 May 30 03:32:52 PM PDT 24 1997621035 ps
T402 /workspace/coverage/default/48.sram_ctrl_bijection.3600193584 May 30 03:33:38 PM PDT 24 May 30 03:34:36 PM PDT 24 6708181975 ps
T403 /workspace/coverage/default/46.sram_ctrl_mem_walk.3556030280 May 30 03:33:29 PM PDT 24 May 30 03:33:36 PM PDT 24 96119590 ps
T404 /workspace/coverage/default/37.sram_ctrl_alert_test.3796163709 May 30 03:32:10 PM PDT 24 May 30 03:32:11 PM PDT 24 15684602 ps
T28 /workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.1066201914 May 30 03:29:22 PM PDT 24 May 30 03:29:37 PM PDT 24 2280681082 ps
T125 /workspace/coverage/default/40.sram_ctrl_mem_walk.1427771685 May 30 03:32:32 PM PDT 24 May 30 03:32:45 PM PDT 24 578937660 ps
T126 /workspace/coverage/default/21.sram_ctrl_throughput_w_partial_write.1273290755 May 30 03:29:46 PM PDT 24 May 30 03:30:12 PM PDT 24 434706940 ps
T127 /workspace/coverage/default/32.sram_ctrl_alert_test.211426113 May 30 03:31:38 PM PDT 24 May 30 03:31:41 PM PDT 24 17496658 ps
T128 /workspace/coverage/default/40.sram_ctrl_bijection.2098058898 May 30 03:32:33 PM PDT 24 May 30 03:33:51 PM PDT 24 3219795538 ps
T129 /workspace/coverage/default/30.sram_ctrl_throughput_w_partial_write.3315400030 May 30 03:31:02 PM PDT 24 May 30 03:32:30 PM PDT 24 153881061 ps
T130 /workspace/coverage/default/45.sram_ctrl_lc_escalation.1448925625 May 30 03:33:20 PM PDT 24 May 30 03:33:29 PM PDT 24 2067409302 ps
T131 /workspace/coverage/default/23.sram_ctrl_ram_cfg.2647230125 May 30 03:30:07 PM PDT 24 May 30 03:30:09 PM PDT 24 60339843 ps
T132 /workspace/coverage/default/24.sram_ctrl_alert_test.2048495677 May 30 03:30:21 PM PDT 24 May 30 03:30:23 PM PDT 24 86245809 ps
T133 /workspace/coverage/default/42.sram_ctrl_bijection.2399068012 May 30 03:32:42 PM PDT 24 May 30 03:33:51 PM PDT 24 11023084847 ps
T405 /workspace/coverage/default/45.sram_ctrl_mem_walk.725451937 May 30 03:33:20 PM PDT 24 May 30 03:33:33 PM PDT 24 180074536 ps
T406 /workspace/coverage/default/19.sram_ctrl_stress_pipeline.1166841340 May 30 03:29:22 PM PDT 24 May 30 03:34:03 PM PDT 24 15775305515 ps
T407 /workspace/coverage/default/49.sram_ctrl_mem_partial_access.2187220110 May 30 03:33:51 PM PDT 24 May 30 03:33:57 PM PDT 24 84905833 ps
T408 /workspace/coverage/default/18.sram_ctrl_multiple_keys.467458103 May 30 03:29:21 PM PDT 24 May 30 03:35:44 PM PDT 24 20089175847 ps
T409 /workspace/coverage/default/41.sram_ctrl_executable.1098485183 May 30 03:32:40 PM PDT 24 May 30 03:47:23 PM PDT 24 21199078359 ps
T410 /workspace/coverage/default/7.sram_ctrl_alert_test.3136998384 May 30 03:27:49 PM PDT 24 May 30 03:27:51 PM PDT 24 12629827 ps
T411 /workspace/coverage/default/44.sram_ctrl_partial_access_b2b.2273665541 May 30 03:33:00 PM PDT 24 May 30 03:39:49 PM PDT 24 75979011764 ps
T412 /workspace/coverage/default/24.sram_ctrl_ram_cfg.1321795026 May 30 03:30:07 PM PDT 24 May 30 03:30:09 PM PDT 24 28015513 ps
T413 /workspace/coverage/default/0.sram_ctrl_stress_pipeline.1185901331 May 30 03:26:57 PM PDT 24 May 30 03:31:07 PM PDT 24 5881753802 ps
T414 /workspace/coverage/default/22.sram_ctrl_executable.407749107 May 30 03:29:55 PM PDT 24 May 30 03:38:33 PM PDT 24 100201852071 ps
T415 /workspace/coverage/default/27.sram_ctrl_executable.278495269 May 30 03:30:40 PM PDT 24 May 30 03:51:48 PM PDT 24 32646227493 ps
T416 /workspace/coverage/default/16.sram_ctrl_partial_access.1802058911 May 30 03:28:58 PM PDT 24 May 30 03:29:15 PM PDT 24 808409832 ps
T417 /workspace/coverage/default/13.sram_ctrl_partial_access_b2b.4175163350 May 30 03:28:40 PM PDT 24 May 30 03:35:22 PM PDT 24 40441151883 ps
T418 /workspace/coverage/default/4.sram_ctrl_stress_pipeline.1205592762 May 30 03:27:30 PM PDT 24 May 30 03:34:20 PM PDT 24 12264792502 ps
T419 /workspace/coverage/default/47.sram_ctrl_throughput_w_partial_write.2594531004 May 30 03:33:29 PM PDT 24 May 30 03:33:46 PM PDT 24 495670962 ps
T420 /workspace/coverage/default/45.sram_ctrl_mem_partial_access.3446416599 May 30 03:33:21 PM PDT 24 May 30 03:33:27 PM PDT 24 78159887 ps
T421 /workspace/coverage/default/30.sram_ctrl_lc_escalation.934875008 May 30 03:31:02 PM PDT 24 May 30 03:31:13 PM PDT 24 687667895 ps
T422 /workspace/coverage/default/34.sram_ctrl_alert_test.837510783 May 30 03:31:46 PM PDT 24 May 30 03:31:48 PM PDT 24 38528257 ps
T423 /workspace/coverage/default/14.sram_ctrl_lc_escalation.2793600039 May 30 03:28:43 PM PDT 24 May 30 03:28:50 PM PDT 24 875743952 ps
T424 /workspace/coverage/default/47.sram_ctrl_mem_walk.3591985422 May 30 03:33:29 PM PDT 24 May 30 03:33:43 PM PDT 24 686748270 ps
T425 /workspace/coverage/default/33.sram_ctrl_partial_access_b2b.1224161551 May 30 03:31:33 PM PDT 24 May 30 03:35:52 PM PDT 24 36482665762 ps
T426 /workspace/coverage/default/48.sram_ctrl_partial_access_b2b.237386588 May 30 03:33:38 PM PDT 24 May 30 03:37:03 PM PDT 24 22350026151 ps
T427 /workspace/coverage/default/44.sram_ctrl_alert_test.194332780 May 30 03:33:10 PM PDT 24 May 30 03:33:12 PM PDT 24 26308191 ps
T428 /workspace/coverage/default/2.sram_ctrl_mem_walk.1218937236 May 30 03:27:18 PM PDT 24 May 30 03:27:31 PM PDT 24 4876901355 ps
T429 /workspace/coverage/default/40.sram_ctrl_stress_pipeline.4197594165 May 30 03:32:30 PM PDT 24 May 30 03:39:21 PM PDT 24 14028605941 ps
T430 /workspace/coverage/default/12.sram_ctrl_partial_access.421504818 May 30 03:28:29 PM PDT 24 May 30 03:29:16 PM PDT 24 520265240 ps
T431 /workspace/coverage/default/3.sram_ctrl_alert_test.2883938553 May 30 03:27:30 PM PDT 24 May 30 03:27:32 PM PDT 24 14662988 ps
T432 /workspace/coverage/default/1.sram_ctrl_throughput_w_partial_write.2313214030 May 30 03:27:08 PM PDT 24 May 30 03:27:21 PM PDT 24 142529417 ps
T433 /workspace/coverage/default/44.sram_ctrl_regwen.3936353744 May 30 03:33:09 PM PDT 24 May 30 03:52:25 PM PDT 24 35073958521 ps
T434 /workspace/coverage/default/1.sram_ctrl_smoke.1186554216 May 30 03:27:06 PM PDT 24 May 30 03:27:18 PM PDT 24 123285050 ps
T435 /workspace/coverage/default/3.sram_ctrl_executable.79061599 May 30 03:27:27 PM PDT 24 May 30 03:41:43 PM PDT 24 10375816692 ps
T436 /workspace/coverage/default/41.sram_ctrl_smoke.2674481322 May 30 03:32:41 PM PDT 24 May 30 03:32:46 PM PDT 24 181403110 ps
T437 /workspace/coverage/default/4.sram_ctrl_lc_escalation.2824821158 May 30 03:27:29 PM PDT 24 May 30 03:27:34 PM PDT 24 1414503988 ps
T438 /workspace/coverage/default/17.sram_ctrl_multiple_keys.3919321013 May 30 03:29:11 PM PDT 24 May 30 03:42:56 PM PDT 24 8368739955 ps
T439 /workspace/coverage/default/34.sram_ctrl_smoke.1698075731 May 30 03:31:34 PM PDT 24 May 30 03:31:37 PM PDT 24 103200768 ps
T440 /workspace/coverage/default/42.sram_ctrl_smoke.3783821422 May 30 03:32:40 PM PDT 24 May 30 03:32:44 PM PDT 24 95990416 ps
T441 /workspace/coverage/default/14.sram_ctrl_bijection.807941485 May 30 03:28:38 PM PDT 24 May 30 03:29:27 PM PDT 24 5006311059 ps
T442 /workspace/coverage/default/35.sram_ctrl_executable.1803739421 May 30 03:31:56 PM PDT 24 May 30 03:45:27 PM PDT 24 3563019609 ps
T443 /workspace/coverage/default/31.sram_ctrl_mem_partial_access.63693538 May 30 03:31:14 PM PDT 24 May 30 03:31:19 PM PDT 24 287537923 ps
T444 /workspace/coverage/default/38.sram_ctrl_max_throughput.372009548 May 30 03:32:12 PM PDT 24 May 30 03:34:10 PM PDT 24 933859679 ps
T445 /workspace/coverage/default/21.sram_ctrl_stress_pipeline.3498398964 May 30 03:29:43 PM PDT 24 May 30 03:35:13 PM PDT 24 5541782565 ps
T446 /workspace/coverage/default/31.sram_ctrl_multiple_keys.2815651635 May 30 03:31:12 PM PDT 24 May 30 03:44:25 PM PDT 24 4572612864 ps
T447 /workspace/coverage/default/13.sram_ctrl_partial_access.1779612177 May 30 03:28:39 PM PDT 24 May 30 03:28:55 PM PDT 24 1388823081 ps
T448 /workspace/coverage/default/0.sram_ctrl_partial_access_b2b.1709334391 May 30 03:27:04 PM PDT 24 May 30 03:30:40 PM PDT 24 9500118644 ps
T449 /workspace/coverage/default/5.sram_ctrl_alert_test.668519055 May 30 03:27:40 PM PDT 24 May 30 03:27:43 PM PDT 24 13498890 ps
T450 /workspace/coverage/default/7.sram_ctrl_partial_access_b2b.3558798929 May 30 03:27:39 PM PDT 24 May 30 03:31:41 PM PDT 24 22094917079 ps
T451 /workspace/coverage/default/14.sram_ctrl_stress_pipeline.3372195961 May 30 03:28:42 PM PDT 24 May 30 03:33:20 PM PDT 24 92336848148 ps
T452 /workspace/coverage/default/45.sram_ctrl_throughput_w_partial_write.2730297914 May 30 03:33:10 PM PDT 24 May 30 03:35:13 PM PDT 24 169638594 ps
T453 /workspace/coverage/default/6.sram_ctrl_throughput_w_partial_write.2230259042 May 30 03:27:40 PM PDT 24 May 30 03:27:48 PM PDT 24 113750548 ps
T454 /workspace/coverage/default/29.sram_ctrl_partial_access_b2b.1781440473 May 30 03:30:51 PM PDT 24 May 30 03:36:53 PM PDT 24 16743863680 ps
T455 /workspace/coverage/default/9.sram_ctrl_ram_cfg.664085680 May 30 03:28:06 PM PDT 24 May 30 03:28:08 PM PDT 24 84875974 ps
T456 /workspace/coverage/default/31.sram_ctrl_stress_pipeline.524543236 May 30 03:31:14 PM PDT 24 May 30 03:33:41 PM PDT 24 7298117527 ps
T457 /workspace/coverage/default/17.sram_ctrl_mem_partial_access.3545425994 May 30 03:29:12 PM PDT 24 May 30 03:29:17 PM PDT 24 97242321 ps
T458 /workspace/coverage/default/3.sram_ctrl_partial_access_b2b.1563862072 May 30 03:27:19 PM PDT 24 May 30 03:34:52 PM PDT 24 26760297935 ps
T459 /workspace/coverage/default/49.sram_ctrl_lc_escalation.1706258345 May 30 03:33:49 PM PDT 24 May 30 03:33:57 PM PDT 24 449264171 ps
T460 /workspace/coverage/default/39.sram_ctrl_regwen.1826982463 May 30 03:32:19 PM PDT 24 May 30 03:43:10 PM PDT 24 9068351978 ps
T461 /workspace/coverage/default/21.sram_ctrl_ram_cfg.1618717583 May 30 03:29:43 PM PDT 24 May 30 03:29:45 PM PDT 24 82292716 ps
T462 /workspace/coverage/default/16.sram_ctrl_max_throughput.3185878598 May 30 03:28:57 PM PDT 24 May 30 03:31:11 PM PDT 24 2101227785 ps
T463 /workspace/coverage/default/20.sram_ctrl_partial_access.2746180035 May 30 03:29:38 PM PDT 24 May 30 03:29:46 PM PDT 24 449181023 ps
T464 /workspace/coverage/default/39.sram_ctrl_alert_test.3420138470 May 30 03:32:33 PM PDT 24 May 30 03:32:36 PM PDT 24 37494928 ps
T465 /workspace/coverage/default/42.sram_ctrl_lc_escalation.205189966 May 30 03:32:40 PM PDT 24 May 30 03:32:47 PM PDT 24 1563569752 ps
T466 /workspace/coverage/default/23.sram_ctrl_partial_access.3022866993 May 30 03:29:54 PM PDT 24 May 30 03:31:21 PM PDT 24 173719617 ps
T467 /workspace/coverage/default/8.sram_ctrl_regwen.1322712584 May 30 03:27:48 PM PDT 24 May 30 03:43:10 PM PDT 24 24671034185 ps
T56 /workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.1794498384 May 30 03:32:49 PM PDT 24 May 30 03:33:01 PM PDT 24 356167602 ps
T468 /workspace/coverage/default/16.sram_ctrl_mem_partial_access.3133840804 May 30 03:29:13 PM PDT 24 May 30 03:29:19 PM PDT 24 67684153 ps
T469 /workspace/coverage/default/42.sram_ctrl_partial_access_b2b.4261133491 May 30 03:32:48 PM PDT 24 May 30 03:39:55 PM PDT 24 6482604466 ps
T470 /workspace/coverage/default/45.sram_ctrl_regwen.544639447 May 30 03:33:23 PM PDT 24 May 30 03:46:03 PM PDT 24 15559177077 ps
T471 /workspace/coverage/default/7.sram_ctrl_mem_partial_access.3675766327 May 30 03:27:56 PM PDT 24 May 30 03:28:00 PM PDT 24 162014818 ps
T472 /workspace/coverage/default/14.sram_ctrl_executable.2358245173 May 30 03:28:47 PM PDT 24 May 30 03:44:27 PM PDT 24 9785987036 ps
T473 /workspace/coverage/default/4.sram_ctrl_partial_access.979148088 May 30 03:27:29 PM PDT 24 May 30 03:28:09 PM PDT 24 270519848 ps
T474 /workspace/coverage/default/7.sram_ctrl_bijection.4260608822 May 30 03:27:40 PM PDT 24 May 30 03:28:57 PM PDT 24 6524384854 ps
T475 /workspace/coverage/default/40.sram_ctrl_executable.1612202520 May 30 03:32:31 PM PDT 24 May 30 03:48:59 PM PDT 24 38260461678 ps
T476 /workspace/coverage/default/43.sram_ctrl_access_during_key_req.3838402692 May 30 03:32:50 PM PDT 24 May 30 03:33:09 PM PDT 24 732951310 ps
T477 /workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.1361781074 May 30 03:28:49 PM PDT 24 May 30 03:30:21 PM PDT 24 169264221 ps
T478 /workspace/coverage/default/44.sram_ctrl_stress_pipeline.3701648186 May 30 03:33:02 PM PDT 24 May 30 03:37:13 PM PDT 24 4429530073 ps
T479 /workspace/coverage/default/1.sram_ctrl_partial_access.2035112235 May 30 03:27:05 PM PDT 24 May 30 03:27:19 PM PDT 24 1055094044 ps
T480 /workspace/coverage/default/18.sram_ctrl_alert_test.3924501751 May 30 03:29:23 PM PDT 24 May 30 03:29:25 PM PDT 24 40447266 ps
T481 /workspace/coverage/default/14.sram_ctrl_ram_cfg.3471456041 May 30 03:28:49 PM PDT 24 May 30 03:28:51 PM PDT 24 44149574 ps
T482 /workspace/coverage/default/44.sram_ctrl_bijection.515741151 May 30 03:33:00 PM PDT 24 May 30 03:33:19 PM PDT 24 1090850471 ps
T483 /workspace/coverage/default/37.sram_ctrl_partial_access_b2b.4196766150 May 30 03:32:11 PM PDT 24 May 30 03:36:52 PM PDT 24 12012410556 ps
T484 /workspace/coverage/default/35.sram_ctrl_stress_pipeline.613239973 May 30 03:31:45 PM PDT 24 May 30 03:37:35 PM PDT 24 19557883523 ps
T485 /workspace/coverage/default/9.sram_ctrl_mem_partial_access.823079950 May 30 03:28:04 PM PDT 24 May 30 03:28:08 PM PDT 24 84655419 ps
T486 /workspace/coverage/default/46.sram_ctrl_stress_pipeline.3477228004 May 30 03:33:23 PM PDT 24 May 30 03:37:17 PM PDT 24 4786198741 ps
T487 /workspace/coverage/default/47.sram_ctrl_alert_test.2240173177 May 30 03:33:29 PM PDT 24 May 30 03:33:31 PM PDT 24 38602085 ps
T488 /workspace/coverage/default/11.sram_ctrl_mem_walk.1420113654 May 30 03:28:27 PM PDT 24 May 30 03:28:40 PM PDT 24 1792240570 ps
T489 /workspace/coverage/default/23.sram_ctrl_mem_walk.4053663225 May 30 03:30:08 PM PDT 24 May 30 03:30:17 PM PDT 24 1442800496 ps
T490 /workspace/coverage/default/2.sram_ctrl_lc_escalation.2341083863 May 30 03:27:18 PM PDT 24 May 30 03:27:21 PM PDT 24 232931651 ps
T491 /workspace/coverage/default/19.sram_ctrl_max_throughput.2717753337 May 30 03:29:33 PM PDT 24 May 30 03:30:21 PM PDT 24 217873411 ps
T492 /workspace/coverage/default/18.sram_ctrl_max_throughput.2141358778 May 30 03:29:23 PM PDT 24 May 30 03:31:07 PM PDT 24 433535756 ps
T493 /workspace/coverage/default/37.sram_ctrl_ram_cfg.4130366055 May 30 03:32:11 PM PDT 24 May 30 03:32:13 PM PDT 24 110620866 ps
T494 /workspace/coverage/default/46.sram_ctrl_bijection.2718369787 May 30 03:33:20 PM PDT 24 May 30 03:33:42 PM PDT 24 1123893374 ps
T495 /workspace/coverage/default/43.sram_ctrl_bijection.3950185235 May 30 03:32:51 PM PDT 24 May 30 03:33:08 PM PDT 24 541866633 ps
T496 /workspace/coverage/default/4.sram_ctrl_alert_test.3679561896 May 30 03:27:27 PM PDT 24 May 30 03:27:29 PM PDT 24 30309064 ps
T497 /workspace/coverage/default/47.sram_ctrl_executable.2542624236 May 30 03:33:30 PM PDT 24 May 30 03:44:29 PM PDT 24 18241941572 ps
T498 /workspace/coverage/default/22.sram_ctrl_stress_pipeline.340299624 May 30 03:29:54 PM PDT 24 May 30 03:34:17 PM PDT 24 19608771703 ps
T499 /workspace/coverage/default/43.sram_ctrl_throughput_w_partial_write.946636739 May 30 03:32:49 PM PDT 24 May 30 03:33:59 PM PDT 24 491436617 ps
T500 /workspace/coverage/default/4.sram_ctrl_multiple_keys.3041951985 May 30 03:27:27 PM PDT 24 May 30 03:30:54 PM PDT 24 14860680393 ps
T501 /workspace/coverage/default/8.sram_ctrl_multiple_keys.1783185348 May 30 03:27:49 PM PDT 24 May 30 03:48:43 PM PDT 24 41641870858 ps
T502 /workspace/coverage/default/20.sram_ctrl_ram_cfg.3002340321 May 30 03:29:44 PM PDT 24 May 30 03:29:46 PM PDT 24 77574533 ps
T503 /workspace/coverage/default/47.sram_ctrl_mem_partial_access.394746209 May 30 03:33:29 PM PDT 24 May 30 03:33:33 PM PDT 24 45209355 ps
T504 /workspace/coverage/default/19.sram_ctrl_ram_cfg.2669190058 May 30 03:29:34 PM PDT 24 May 30 03:29:37 PM PDT 24 30390252 ps
T505 /workspace/coverage/default/4.sram_ctrl_max_throughput.2635610194 May 30 03:27:32 PM PDT 24 May 30 03:29:50 PM PDT 24 1601940380 ps
T506 /workspace/coverage/default/4.sram_ctrl_executable.1529862167 May 30 03:27:27 PM PDT 24 May 30 03:42:14 PM PDT 24 12375933612 ps
T507 /workspace/coverage/default/11.sram_ctrl_smoke.896396433 May 30 03:28:20 PM PDT 24 May 30 03:29:56 PM PDT 24 1290709943 ps
T508 /workspace/coverage/default/17.sram_ctrl_bijection.3333808524 May 30 03:29:13 PM PDT 24 May 30 03:30:32 PM PDT 24 3644129812 ps
T509 /workspace/coverage/default/33.sram_ctrl_mem_walk.4249661918 May 30 03:31:32 PM PDT 24 May 30 03:31:44 PM PDT 24 603732620 ps
T510 /workspace/coverage/default/30.sram_ctrl_executable.1433039750 May 30 03:31:12 PM PDT 24 May 30 03:46:11 PM PDT 24 10507348359 ps
T511 /workspace/coverage/default/21.sram_ctrl_bijection.1694908939 May 30 03:29:43 PM PDT 24 May 30 03:30:52 PM PDT 24 1140846852 ps
T512 /workspace/coverage/default/35.sram_ctrl_regwen.4220813389 May 30 03:31:58 PM PDT 24 May 30 03:49:48 PM PDT 24 13649975566 ps
T513 /workspace/coverage/default/22.sram_ctrl_partial_access.309962233 May 30 03:29:53 PM PDT 24 May 30 03:31:45 PM PDT 24 1698356197 ps
T514 /workspace/coverage/default/18.sram_ctrl_bijection.488896318 May 30 03:29:23 PM PDT 24 May 30 03:30:13 PM PDT 24 725643503 ps
T515 /workspace/coverage/default/5.sram_ctrl_throughput_w_partial_write.1423452373 May 30 03:27:42 PM PDT 24 May 30 03:28:57 PM PDT 24 292251396 ps
T516 /workspace/coverage/default/10.sram_ctrl_ram_cfg.4267331724 May 30 03:28:15 PM PDT 24 May 30 03:28:16 PM PDT 24 45381510 ps
T517 /workspace/coverage/default/17.sram_ctrl_partial_access.3775641192 May 30 03:29:12 PM PDT 24 May 30 03:30:08 PM PDT 24 2059570900 ps
T518 /workspace/coverage/default/7.sram_ctrl_ram_cfg.402864004 May 30 03:27:48 PM PDT 24 May 30 03:27:50 PM PDT 24 36595982 ps
T519 /workspace/coverage/default/17.sram_ctrl_lc_escalation.809940169 May 30 03:29:11 PM PDT 24 May 30 03:29:18 PM PDT 24 307933527 ps
T520 /workspace/coverage/default/13.sram_ctrl_lc_escalation.4196059500 May 30 03:28:40 PM PDT 24 May 30 03:28:47 PM PDT 24 1781075741 ps
T521 /workspace/coverage/default/9.sram_ctrl_partial_access.1604509253 May 30 03:28:04 PM PDT 24 May 30 03:28:19 PM PDT 24 960642226 ps
T522 /workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.110556784 May 30 03:31:50 PM PDT 24 May 30 03:32:15 PM PDT 24 363289214 ps
T523 /workspace/coverage/default/32.sram_ctrl_throughput_w_partial_write.2950761250 May 30 03:31:22 PM PDT 24 May 30 03:32:22 PM PDT 24 519235633 ps
T524 /workspace/coverage/default/5.sram_ctrl_bijection.1480337371 May 30 03:27:40 PM PDT 24 May 30 03:28:08 PM PDT 24 1564920877 ps
T525 /workspace/coverage/default/43.sram_ctrl_stress_pipeline.331721188 May 30 03:32:56 PM PDT 24 May 30 03:35:50 PM PDT 24 12949563300 ps
T526 /workspace/coverage/default/43.sram_ctrl_mem_partial_access.2566793381 May 30 03:32:58 PM PDT 24 May 30 03:33:05 PM PDT 24 207940144 ps
T527 /workspace/coverage/default/46.sram_ctrl_executable.3861337915 May 30 03:33:21 PM PDT 24 May 30 03:44:28 PM PDT 24 14545219066 ps
T528 /workspace/coverage/default/3.sram_ctrl_max_throughput.462716146 May 30 03:27:28 PM PDT 24 May 30 03:28:21 PM PDT 24 401860192 ps
T529 /workspace/coverage/default/44.sram_ctrl_ram_cfg.2645265870 May 30 03:33:09 PM PDT 24 May 30 03:33:11 PM PDT 24 72554249 ps
T530 /workspace/coverage/default/33.sram_ctrl_smoke.2128866899 May 30 03:31:32 PM PDT 24 May 30 03:31:47 PM PDT 24 1161420141 ps
T531 /workspace/coverage/default/40.sram_ctrl_partial_access.1724276565 May 30 03:32:31 PM PDT 24 May 30 03:32:48 PM PDT 24 667658860 ps
T532 /workspace/coverage/default/25.sram_ctrl_bijection.3117382111 May 30 03:30:21 PM PDT 24 May 30 03:31:41 PM PDT 24 12651749347 ps
T533 /workspace/coverage/default/7.sram_ctrl_partial_access.3847969830 May 30 03:27:38 PM PDT 24 May 30 03:27:44 PM PDT 24 92243705 ps
T534 /workspace/coverage/default/48.sram_ctrl_max_throughput.352397350 May 30 03:33:38 PM PDT 24 May 30 03:34:01 PM PDT 24 274428904 ps
T535 /workspace/coverage/default/1.sram_ctrl_stress_pipeline.1134264106 May 30 03:27:07 PM PDT 24 May 30 03:31:46 PM PDT 24 8059357005 ps
T536 /workspace/coverage/default/37.sram_ctrl_max_throughput.3005536326 May 30 03:32:10 PM PDT 24 May 30 03:34:06 PM PDT 24 296271433 ps
T537 /workspace/coverage/default/24.sram_ctrl_max_throughput.1622283244 May 30 03:30:08 PM PDT 24 May 30 03:30:16 PM PDT 24 157754237 ps
T538 /workspace/coverage/default/42.sram_ctrl_throughput_w_partial_write.4083637951 May 30 03:32:40 PM PDT 24 May 30 03:33:30 PM PDT 24 117603105 ps
T539 /workspace/coverage/default/6.sram_ctrl_bijection.1502181865 May 30 03:27:38 PM PDT 24 May 30 03:28:39 PM PDT 24 3632010007 ps
T540 /workspace/coverage/default/10.sram_ctrl_multiple_keys.3396971298 May 30 03:28:15 PM PDT 24 May 30 03:47:41 PM PDT 24 68772912117 ps
T541 /workspace/coverage/default/22.sram_ctrl_lc_escalation.82541660 May 30 03:29:54 PM PDT 24 May 30 03:30:02 PM PDT 24 560675206 ps
T542 /workspace/coverage/default/6.sram_ctrl_mem_partial_access.3954439562 May 30 03:27:39 PM PDT 24 May 30 03:27:46 PM PDT 24 198712702 ps
T543 /workspace/coverage/default/35.sram_ctrl_multiple_keys.3241207876 May 30 03:31:45 PM PDT 24 May 30 03:42:03 PM PDT 24 8633043962 ps
T544 /workspace/coverage/default/20.sram_ctrl_partial_access_b2b.3798867437 May 30 03:29:34 PM PDT 24 May 30 03:34:05 PM PDT 24 48230131098 ps
T545 /workspace/coverage/default/24.sram_ctrl_lc_escalation.2354720270 May 30 03:30:08 PM PDT 24 May 30 03:30:17 PM PDT 24 1487809509 ps
T546 /workspace/coverage/default/11.sram_ctrl_stress_pipeline.875795704 May 30 03:28:18 PM PDT 24 May 30 03:32:32 PM PDT 24 4898249246 ps
T547 /workspace/coverage/default/16.sram_ctrl_alert_test.2828104030 May 30 03:29:11 PM PDT 24 May 30 03:29:14 PM PDT 24 35237981 ps
T548 /workspace/coverage/default/34.sram_ctrl_executable.3544060069 May 30 03:31:46 PM PDT 24 May 30 03:45:24 PM PDT 24 2111238811 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%