Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.98 99.16 94.27 99.72 100.00 95.95 99.12 97.62


Total test records in report: 1022
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T302 /workspace/coverage/default/45.sram_ctrl_multiple_keys.1951922511 Aug 09 05:45:38 PM PDT 24 Aug 09 06:06:06 PM PDT 24 14405835930 ps
T303 /workspace/coverage/default/34.sram_ctrl_mem_walk.1317125960 Aug 09 05:44:07 PM PDT 24 Aug 09 05:44:13 PM PDT 24 303358867 ps
T304 /workspace/coverage/default/32.sram_ctrl_multiple_keys.1727622132 Aug 09 05:43:43 PM PDT 24 Aug 09 05:51:22 PM PDT 24 4074828350 ps
T305 /workspace/coverage/default/45.sram_ctrl_throughput_w_partial_write.847669286 Aug 09 05:45:41 PM PDT 24 Aug 09 05:46:20 PM PDT 24 212959411 ps
T306 /workspace/coverage/default/16.sram_ctrl_alert_test.3723081729 Aug 09 05:42:03 PM PDT 24 Aug 09 05:42:04 PM PDT 24 26079225 ps
T307 /workspace/coverage/default/9.sram_ctrl_lc_escalation.305016485 Aug 09 05:41:32 PM PDT 24 Aug 09 05:41:38 PM PDT 24 623495659 ps
T308 /workspace/coverage/default/19.sram_ctrl_multiple_keys.1886625855 Aug 09 05:42:17 PM PDT 24 Aug 09 05:54:54 PM PDT 24 16391674805 ps
T309 /workspace/coverage/default/41.sram_ctrl_alert_test.3313783929 Aug 09 05:45:07 PM PDT 24 Aug 09 05:45:08 PM PDT 24 65476755 ps
T310 /workspace/coverage/default/5.sram_ctrl_alert_test.515609134 Aug 09 05:41:17 PM PDT 24 Aug 09 05:41:18 PM PDT 24 30790635 ps
T311 /workspace/coverage/default/31.sram_ctrl_lc_escalation.1111493355 Aug 09 05:43:44 PM PDT 24 Aug 09 05:43:50 PM PDT 24 380330943 ps
T312 /workspace/coverage/default/34.sram_ctrl_throughput_w_partial_write.1983328116 Aug 09 05:44:08 PM PDT 24 Aug 09 05:45:13 PM PDT 24 492239887 ps
T313 /workspace/coverage/default/16.sram_ctrl_access_during_key_req.3434179120 Aug 09 05:42:04 PM PDT 24 Aug 09 05:44:04 PM PDT 24 2002059028 ps
T314 /workspace/coverage/default/2.sram_ctrl_mem_walk.1961243906 Aug 09 05:41:05 PM PDT 24 Aug 09 05:41:11 PM PDT 24 940209537 ps
T315 /workspace/coverage/default/48.sram_ctrl_executable.1841398785 Aug 09 05:46:15 PM PDT 24 Aug 09 06:04:40 PM PDT 24 11125437465 ps
T316 /workspace/coverage/default/0.sram_ctrl_regwen.3303577042 Aug 09 05:41:09 PM PDT 24 Aug 09 05:49:51 PM PDT 24 24387501835 ps
T317 /workspace/coverage/default/21.sram_ctrl_throughput_w_partial_write.1144713645 Aug 09 05:42:30 PM PDT 24 Aug 09 05:42:56 PM PDT 24 409448875 ps
T318 /workspace/coverage/default/34.sram_ctrl_partial_access_b2b.4172342223 Aug 09 05:44:02 PM PDT 24 Aug 09 05:50:13 PM PDT 24 4796468795 ps
T319 /workspace/coverage/default/35.sram_ctrl_lc_escalation.1386547131 Aug 09 05:44:13 PM PDT 24 Aug 09 05:44:15 PM PDT 24 673720839 ps
T320 /workspace/coverage/default/48.sram_ctrl_max_throughput.2236228200 Aug 09 05:46:09 PM PDT 24 Aug 09 05:47:58 PM PDT 24 2577762520 ps
T321 /workspace/coverage/default/37.sram_ctrl_partial_access.840881544 Aug 09 05:44:25 PM PDT 24 Aug 09 05:44:28 PM PDT 24 344455886 ps
T322 /workspace/coverage/default/13.sram_ctrl_smoke.618824994 Aug 09 05:41:42 PM PDT 24 Aug 09 05:43:57 PM PDT 24 571479998 ps
T323 /workspace/coverage/default/38.sram_ctrl_partial_access.3512066432 Aug 09 05:44:38 PM PDT 24 Aug 09 05:44:53 PM PDT 24 287474891 ps
T324 /workspace/coverage/default/35.sram_ctrl_stress_pipeline.1287914252 Aug 09 05:44:13 PM PDT 24 Aug 09 05:47:43 PM PDT 24 15252461600 ps
T325 /workspace/coverage/default/17.sram_ctrl_executable.1672491929 Aug 09 05:42:10 PM PDT 24 Aug 09 05:50:48 PM PDT 24 14431018044 ps
T326 /workspace/coverage/default/15.sram_ctrl_max_throughput.3291713600 Aug 09 05:41:55 PM PDT 24 Aug 09 05:42:17 PM PDT 24 161697735 ps
T327 /workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.3342291452 Aug 09 05:42:11 PM PDT 24 Aug 09 05:42:47 PM PDT 24 454377482 ps
T328 /workspace/coverage/default/26.sram_ctrl_partial_access_b2b.3714381327 Aug 09 05:43:06 PM PDT 24 Aug 09 05:48:09 PM PDT 24 26103985408 ps
T329 /workspace/coverage/default/33.sram_ctrl_stress_all.1045735538 Aug 09 05:44:01 PM PDT 24 Aug 09 06:08:24 PM PDT 24 21134141005 ps
T330 /workspace/coverage/default/47.sram_ctrl_mem_walk.2283742938 Aug 09 05:46:04 PM PDT 24 Aug 09 05:46:14 PM PDT 24 174016953 ps
T331 /workspace/coverage/default/27.sram_ctrl_throughput_w_partial_write.1732961898 Aug 09 05:43:14 PM PDT 24 Aug 09 05:43:29 PM PDT 24 164506678 ps
T332 /workspace/coverage/default/40.sram_ctrl_multiple_keys.3968692461 Aug 09 05:44:51 PM PDT 24 Aug 09 06:05:34 PM PDT 24 13816140901 ps
T333 /workspace/coverage/default/23.sram_ctrl_smoke.4094527590 Aug 09 05:42:45 PM PDT 24 Aug 09 05:43:08 PM PDT 24 646548681 ps
T334 /workspace/coverage/default/32.sram_ctrl_mem_partial_access.3548098717 Aug 09 05:43:48 PM PDT 24 Aug 09 05:43:54 PM PDT 24 185048940 ps
T335 /workspace/coverage/default/15.sram_ctrl_executable.4221505589 Aug 09 05:41:55 PM PDT 24 Aug 09 06:07:17 PM PDT 24 101408770594 ps
T336 /workspace/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.3442553147 Aug 09 05:42:44 PM PDT 24 Aug 09 05:46:52 PM PDT 24 2104313407 ps
T337 /workspace/coverage/default/17.sram_ctrl_mem_partial_access.905939218 Aug 09 05:42:09 PM PDT 24 Aug 09 05:42:12 PM PDT 24 377867742 ps
T338 /workspace/coverage/default/37.sram_ctrl_alert_test.1066981419 Aug 09 05:44:32 PM PDT 24 Aug 09 05:44:32 PM PDT 24 13407982 ps
T339 /workspace/coverage/default/7.sram_ctrl_mem_partial_access.1602891754 Aug 09 05:41:19 PM PDT 24 Aug 09 05:41:21 PM PDT 24 60111032 ps
T340 /workspace/coverage/default/21.sram_ctrl_access_during_key_req.1491226257 Aug 09 05:42:31 PM PDT 24 Aug 09 05:51:38 PM PDT 24 2763621914 ps
T341 /workspace/coverage/default/15.sram_ctrl_smoke.4007171031 Aug 09 05:41:52 PM PDT 24 Aug 09 05:42:01 PM PDT 24 159081696 ps
T342 /workspace/coverage/default/44.sram_ctrl_mem_walk.2841498826 Aug 09 05:45:40 PM PDT 24 Aug 09 05:45:50 PM PDT 24 1837283918 ps
T343 /workspace/coverage/default/32.sram_ctrl_lc_escalation.2007731397 Aug 09 05:43:50 PM PDT 24 Aug 09 05:43:59 PM PDT 24 3135366284 ps
T344 /workspace/coverage/default/28.sram_ctrl_smoke.4016444500 Aug 09 05:43:14 PM PDT 24 Aug 09 05:43:16 PM PDT 24 134079555 ps
T345 /workspace/coverage/default/12.sram_ctrl_partial_access.1204758417 Aug 09 05:41:37 PM PDT 24 Aug 09 05:43:39 PM PDT 24 1281999430 ps
T346 /workspace/coverage/default/5.sram_ctrl_partial_access.3407815728 Aug 09 05:41:18 PM PDT 24 Aug 09 05:41:32 PM PDT 24 265285748 ps
T347 /workspace/coverage/default/39.sram_ctrl_bijection.3266209616 Aug 09 05:44:45 PM PDT 24 Aug 09 05:45:10 PM PDT 24 5291538761 ps
T348 /workspace/coverage/default/29.sram_ctrl_throughput_w_partial_write.4008005027 Aug 09 05:43:29 PM PDT 24 Aug 09 05:43:42 PM PDT 24 94695210 ps
T349 /workspace/coverage/default/14.sram_ctrl_partial_access.410941632 Aug 09 05:41:50 PM PDT 24 Aug 09 05:41:52 PM PDT 24 84919874 ps
T350 /workspace/coverage/default/46.sram_ctrl_bijection.1800205573 Aug 09 05:45:47 PM PDT 24 Aug 09 05:46:48 PM PDT 24 1028597679 ps
T351 /workspace/coverage/default/24.sram_ctrl_multiple_keys.1896158978 Aug 09 05:42:50 PM PDT 24 Aug 09 05:50:06 PM PDT 24 3060335393 ps
T352 /workspace/coverage/default/31.sram_ctrl_stress_all.454519654 Aug 09 05:43:44 PM PDT 24 Aug 09 05:59:50 PM PDT 24 31550017294 ps
T353 /workspace/coverage/default/15.sram_ctrl_stress_pipeline.2065404951 Aug 09 05:41:58 PM PDT 24 Aug 09 05:48:04 PM PDT 24 16342407370 ps
T354 /workspace/coverage/default/48.sram_ctrl_smoke.4212434798 Aug 09 05:46:09 PM PDT 24 Aug 09 05:46:11 PM PDT 24 133024259 ps
T355 /workspace/coverage/default/39.sram_ctrl_partial_access.179235495 Aug 09 05:44:47 PM PDT 24 Aug 09 05:45:30 PM PDT 24 404456756 ps
T356 /workspace/coverage/default/18.sram_ctrl_stress_all_with_rand_reset.3071889043 Aug 09 05:42:15 PM PDT 24 Aug 09 05:42:24 PM PDT 24 2418499183 ps
T357 /workspace/coverage/default/23.sram_ctrl_partial_access_b2b.3224868215 Aug 09 05:42:42 PM PDT 24 Aug 09 05:49:01 PM PDT 24 17129539049 ps
T358 /workspace/coverage/default/13.sram_ctrl_partial_access_b2b.97599776 Aug 09 05:41:44 PM PDT 24 Aug 09 05:46:00 PM PDT 24 36929935698 ps
T359 /workspace/coverage/default/40.sram_ctrl_ram_cfg.833943742 Aug 09 05:44:57 PM PDT 24 Aug 09 05:44:57 PM PDT 24 29107034 ps
T360 /workspace/coverage/default/28.sram_ctrl_partial_access_b2b.2704529990 Aug 09 05:43:23 PM PDT 24 Aug 09 05:47:19 PM PDT 24 9489545419 ps
T361 /workspace/coverage/default/49.sram_ctrl_partial_access.710313776 Aug 09 05:46:20 PM PDT 24 Aug 09 05:46:34 PM PDT 24 3070330186 ps
T362 /workspace/coverage/default/18.sram_ctrl_multiple_keys.3724201800 Aug 09 05:42:11 PM PDT 24 Aug 09 05:50:02 PM PDT 24 36484359860 ps
T363 /workspace/coverage/default/6.sram_ctrl_throughput_w_partial_write.3429328938 Aug 09 05:41:21 PM PDT 24 Aug 09 05:42:58 PM PDT 24 277820567 ps
T364 /workspace/coverage/default/41.sram_ctrl_mem_walk.1038321466 Aug 09 05:45:08 PM PDT 24 Aug 09 05:45:13 PM PDT 24 683911521 ps
T365 /workspace/coverage/default/32.sram_ctrl_stress_pipeline.2459186717 Aug 09 05:43:50 PM PDT 24 Aug 09 05:48:18 PM PDT 24 2905786362 ps
T366 /workspace/coverage/default/13.sram_ctrl_executable.4191017299 Aug 09 05:41:52 PM PDT 24 Aug 09 05:46:40 PM PDT 24 2458414026 ps
T107 /workspace/coverage/default/49.sram_ctrl_stress_all_with_rand_reset.4087466484 Aug 09 05:46:27 PM PDT 24 Aug 09 05:46:33 PM PDT 24 584931367 ps
T367 /workspace/coverage/default/1.sram_ctrl_stress_all.3840537380 Aug 09 05:41:10 PM PDT 24 Aug 09 06:21:54 PM PDT 24 16490367963 ps
T92 /workspace/coverage/default/22.sram_ctrl_mem_partial_access.686594408 Aug 09 05:42:43 PM PDT 24 Aug 09 05:42:46 PM PDT 24 60090363 ps
T368 /workspace/coverage/default/0.sram_ctrl_alert_test.3064095661 Aug 09 05:41:00 PM PDT 24 Aug 09 05:41:01 PM PDT 24 18583242 ps
T369 /workspace/coverage/default/2.sram_ctrl_throughput_w_partial_write.8876304 Aug 09 05:41:11 PM PDT 24 Aug 09 05:41:12 PM PDT 24 33619594 ps
T370 /workspace/coverage/default/40.sram_ctrl_bijection.1685179393 Aug 09 05:44:51 PM PDT 24 Aug 09 05:45:31 PM PDT 24 15817959991 ps
T371 /workspace/coverage/default/3.sram_ctrl_max_throughput.751825130 Aug 09 05:41:07 PM PDT 24 Aug 09 05:42:41 PM PDT 24 258657961 ps
T372 /workspace/coverage/default/48.sram_ctrl_partial_access.3366273360 Aug 09 05:46:09 PM PDT 24 Aug 09 05:46:55 PM PDT 24 1271244328 ps
T373 /workspace/coverage/default/6.sram_ctrl_access_during_key_req.1512947301 Aug 09 05:41:18 PM PDT 24 Aug 09 05:43:08 PM PDT 24 580999982 ps
T374 /workspace/coverage/default/18.sram_ctrl_smoke.3010942087 Aug 09 05:42:12 PM PDT 24 Aug 09 05:42:42 PM PDT 24 465182921 ps
T375 /workspace/coverage/default/10.sram_ctrl_partial_access.1669375270 Aug 09 05:41:35 PM PDT 24 Aug 09 05:41:55 PM PDT 24 1974325231 ps
T376 /workspace/coverage/default/42.sram_ctrl_max_throughput.3613757968 Aug 09 05:45:18 PM PDT 24 Aug 09 05:46:10 PM PDT 24 263720622 ps
T377 /workspace/coverage/default/7.sram_ctrl_ram_cfg.2820267980 Aug 09 05:41:21 PM PDT 24 Aug 09 05:41:22 PM PDT 24 50164890 ps
T378 /workspace/coverage/default/7.sram_ctrl_multiple_keys.2769932790 Aug 09 05:41:19 PM PDT 24 Aug 09 05:57:24 PM PDT 24 51631809187 ps
T379 /workspace/coverage/default/17.sram_ctrl_alert_test.1052103732 Aug 09 05:42:10 PM PDT 24 Aug 09 05:42:11 PM PDT 24 15381038 ps
T45 /workspace/coverage/default/20.sram_ctrl_stress_all_with_rand_reset.3173640270 Aug 09 05:42:31 PM PDT 24 Aug 09 05:42:38 PM PDT 24 513920330 ps
T380 /workspace/coverage/default/23.sram_ctrl_stress_all.437553601 Aug 09 05:42:50 PM PDT 24 Aug 09 05:54:59 PM PDT 24 15013887711 ps
T381 /workspace/coverage/default/20.sram_ctrl_mem_partial_access.2123091123 Aug 09 05:42:30 PM PDT 24 Aug 09 05:42:36 PM PDT 24 203107152 ps
T382 /workspace/coverage/default/28.sram_ctrl_stress_all_with_rand_reset.1267959147 Aug 09 05:43:26 PM PDT 24 Aug 09 05:46:57 PM PDT 24 4878952434 ps
T383 /workspace/coverage/default/48.sram_ctrl_partial_access_b2b.575011738 Aug 09 05:46:10 PM PDT 24 Aug 09 05:51:11 PM PDT 24 12129558987 ps
T384 /workspace/coverage/default/6.sram_ctrl_smoke.4157457530 Aug 09 05:41:20 PM PDT 24 Aug 09 05:41:34 PM PDT 24 242064416 ps
T385 /workspace/coverage/default/27.sram_ctrl_mem_partial_access.3610166343 Aug 09 05:43:13 PM PDT 24 Aug 09 05:43:18 PM PDT 24 149890565 ps
T386 /workspace/coverage/default/10.sram_ctrl_lc_escalation.2375432433 Aug 09 05:41:36 PM PDT 24 Aug 09 05:41:43 PM PDT 24 2972347464 ps
T387 /workspace/coverage/default/41.sram_ctrl_smoke.1606426546 Aug 09 05:44:55 PM PDT 24 Aug 09 05:46:23 PM PDT 24 937575889 ps
T388 /workspace/coverage/default/31.sram_ctrl_stress_pipeline.1390365352 Aug 09 05:43:40 PM PDT 24 Aug 09 05:48:21 PM PDT 24 14577177636 ps
T389 /workspace/coverage/default/13.sram_ctrl_access_during_key_req.2804562629 Aug 09 05:41:42 PM PDT 24 Aug 09 05:54:18 PM PDT 24 8627702969 ps
T390 /workspace/coverage/default/26.sram_ctrl_regwen.1251588419 Aug 09 05:43:06 PM PDT 24 Aug 09 05:55:53 PM PDT 24 3014619309 ps
T391 /workspace/coverage/default/3.sram_ctrl_bijection.404738114 Aug 09 05:41:09 PM PDT 24 Aug 09 05:41:33 PM PDT 24 2069655249 ps
T392 /workspace/coverage/default/30.sram_ctrl_mem_walk.2271437503 Aug 09 05:43:36 PM PDT 24 Aug 09 05:43:46 PM PDT 24 443309691 ps
T393 /workspace/coverage/default/41.sram_ctrl_regwen.675628233 Aug 09 05:45:07 PM PDT 24 Aug 09 05:51:31 PM PDT 24 26653407962 ps
T394 /workspace/coverage/default/19.sram_ctrl_stress_pipeline.3379325581 Aug 09 05:42:16 PM PDT 24 Aug 09 05:47:36 PM PDT 24 10744744574 ps
T395 /workspace/coverage/default/14.sram_ctrl_partial_access_b2b.1919360648 Aug 09 05:41:50 PM PDT 24 Aug 09 05:48:49 PM PDT 24 67397355002 ps
T396 /workspace/coverage/default/26.sram_ctrl_access_during_key_req.99092666 Aug 09 05:43:05 PM PDT 24 Aug 09 06:00:25 PM PDT 24 22479182853 ps
T397 /workspace/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.2849071239 Aug 09 05:41:59 PM PDT 24 Aug 09 05:46:04 PM PDT 24 2382043020 ps
T398 /workspace/coverage/default/44.sram_ctrl_max_throughput.2154830928 Aug 09 05:45:30 PM PDT 24 Aug 09 05:47:57 PM PDT 24 2553641048 ps
T399 /workspace/coverage/default/32.sram_ctrl_mem_walk.4150672452 Aug 09 05:43:50 PM PDT 24 Aug 09 05:44:01 PM PDT 24 690695220 ps
T400 /workspace/coverage/default/38.sram_ctrl_mem_partial_access.3074845487 Aug 09 05:44:39 PM PDT 24 Aug 09 05:44:44 PM PDT 24 175733303 ps
T401 /workspace/coverage/default/25.sram_ctrl_multiple_keys.568898063 Aug 09 05:42:59 PM PDT 24 Aug 09 05:59:37 PM PDT 24 7997348244 ps
T402 /workspace/coverage/default/26.sram_ctrl_partial_access.1483605231 Aug 09 05:43:07 PM PDT 24 Aug 09 05:43:27 PM PDT 24 2268961926 ps
T403 /workspace/coverage/default/15.sram_ctrl_ram_cfg.840836004 Aug 09 05:41:55 PM PDT 24 Aug 09 05:41:56 PM PDT 24 47299032 ps
T404 /workspace/coverage/default/5.sram_ctrl_stress_pipeline.1214969360 Aug 09 05:41:16 PM PDT 24 Aug 09 05:44:40 PM PDT 24 10904964315 ps
T405 /workspace/coverage/default/45.sram_ctrl_access_during_key_req.3788657806 Aug 09 05:45:41 PM PDT 24 Aug 09 05:48:07 PM PDT 24 712311724 ps
T406 /workspace/coverage/default/43.sram_ctrl_mem_walk.3674528499 Aug 09 05:45:24 PM PDT 24 Aug 09 05:45:32 PM PDT 24 520318928 ps
T407 /workspace/coverage/default/38.sram_ctrl_ram_cfg.551744621 Aug 09 05:44:38 PM PDT 24 Aug 09 05:44:39 PM PDT 24 113248384 ps
T408 /workspace/coverage/default/35.sram_ctrl_partial_access_b2b.4198354619 Aug 09 05:44:11 PM PDT 24 Aug 09 05:50:10 PM PDT 24 31326996403 ps
T409 /workspace/coverage/default/15.sram_ctrl_bijection.1909022270 Aug 09 05:41:55 PM PDT 24 Aug 09 05:42:22 PM PDT 24 1571585770 ps
T410 /workspace/coverage/default/16.sram_ctrl_partial_access_b2b.2737575731 Aug 09 05:42:04 PM PDT 24 Aug 09 05:49:08 PM PDT 24 90933973444 ps
T411 /workspace/coverage/default/33.sram_ctrl_stress_pipeline.1568968201 Aug 09 05:43:56 PM PDT 24 Aug 09 05:47:07 PM PDT 24 1987952164 ps
T412 /workspace/coverage/default/23.sram_ctrl_partial_access.3241143926 Aug 09 05:42:43 PM PDT 24 Aug 09 05:43:32 PM PDT 24 1156054544 ps
T413 /workspace/coverage/default/37.sram_ctrl_max_throughput.2902500008 Aug 09 05:44:26 PM PDT 24 Aug 09 05:46:26 PM PDT 24 1435478150 ps
T414 /workspace/coverage/default/36.sram_ctrl_executable.3132544572 Aug 09 05:44:18 PM PDT 24 Aug 09 06:06:06 PM PDT 24 25081311812 ps
T415 /workspace/coverage/default/5.sram_ctrl_mem_partial_access.2651537869 Aug 09 05:41:19 PM PDT 24 Aug 09 05:41:23 PM PDT 24 523234019 ps
T416 /workspace/coverage/default/21.sram_ctrl_partial_access.1693345299 Aug 09 05:42:29 PM PDT 24 Aug 09 05:42:41 PM PDT 24 724801999 ps
T417 /workspace/coverage/default/19.sram_ctrl_ram_cfg.1554217315 Aug 09 05:42:25 PM PDT 24 Aug 09 05:42:26 PM PDT 24 47937357 ps
T418 /workspace/coverage/default/43.sram_ctrl_alert_test.2311153041 Aug 09 05:45:30 PM PDT 24 Aug 09 05:45:31 PM PDT 24 18957259 ps
T419 /workspace/coverage/default/46.sram_ctrl_stress_all.3316623176 Aug 09 05:45:59 PM PDT 24 Aug 09 06:17:36 PM PDT 24 110805034361 ps
T420 /workspace/coverage/default/36.sram_ctrl_lc_escalation.3290522485 Aug 09 05:44:19 PM PDT 24 Aug 09 05:44:23 PM PDT 24 497640720 ps
T421 /workspace/coverage/default/31.sram_ctrl_regwen.133210642 Aug 09 05:43:46 PM PDT 24 Aug 09 05:49:53 PM PDT 24 13830060811 ps
T422 /workspace/coverage/default/17.sram_ctrl_access_during_key_req.322217019 Aug 09 05:42:13 PM PDT 24 Aug 09 06:04:36 PM PDT 24 15081251738 ps
T423 /workspace/coverage/default/0.sram_ctrl_partial_access.1042612908 Aug 09 05:40:52 PM PDT 24 Aug 09 05:41:06 PM PDT 24 249642606 ps
T424 /workspace/coverage/default/2.sram_ctrl_partial_access.2369274423 Aug 09 05:41:07 PM PDT 24 Aug 09 05:41:25 PM PDT 24 1259032713 ps
T425 /workspace/coverage/default/4.sram_ctrl_access_during_key_req.1125138082 Aug 09 05:41:20 PM PDT 24 Aug 09 05:41:44 PM PDT 24 457642100 ps
T426 /workspace/coverage/default/45.sram_ctrl_executable.761538026 Aug 09 05:45:41 PM PDT 24 Aug 09 05:47:57 PM PDT 24 6787951834 ps
T427 /workspace/coverage/default/24.sram_ctrl_mem_walk.4154634273 Aug 09 05:42:48 PM PDT 24 Aug 09 05:42:59 PM PDT 24 688249817 ps
T428 /workspace/coverage/default/9.sram_ctrl_access_during_key_req.1115016798 Aug 09 05:41:33 PM PDT 24 Aug 09 05:52:15 PM PDT 24 20229945464 ps
T429 /workspace/coverage/default/29.sram_ctrl_stress_all.379102513 Aug 09 05:43:31 PM PDT 24 Aug 09 06:39:03 PM PDT 24 33455575498 ps
T430 /workspace/coverage/default/10.sram_ctrl_regwen.626201987 Aug 09 05:41:35 PM PDT 24 Aug 09 06:02:32 PM PDT 24 4390081461 ps
T431 /workspace/coverage/default/1.sram_ctrl_executable.1153652538 Aug 09 05:41:01 PM PDT 24 Aug 09 05:52:28 PM PDT 24 24176427271 ps
T432 /workspace/coverage/default/45.sram_ctrl_partial_access.34993439 Aug 09 05:45:39 PM PDT 24 Aug 09 05:46:28 PM PDT 24 6127678469 ps
T433 /workspace/coverage/default/10.sram_ctrl_max_throughput.2196806182 Aug 09 05:41:30 PM PDT 24 Aug 09 05:42:07 PM PDT 24 389717786 ps
T434 /workspace/coverage/default/8.sram_ctrl_regwen.2721023333 Aug 09 05:41:24 PM PDT 24 Aug 09 05:52:43 PM PDT 24 4214761815 ps
T435 /workspace/coverage/default/49.sram_ctrl_partial_access_b2b.583824635 Aug 09 05:46:21 PM PDT 24 Aug 09 05:50:11 PM PDT 24 6396010112 ps
T436 /workspace/coverage/default/29.sram_ctrl_access_during_key_req.1793672142 Aug 09 05:43:25 PM PDT 24 Aug 09 05:48:05 PM PDT 24 1631356319 ps
T437 /workspace/coverage/default/34.sram_ctrl_bijection.1286584798 Aug 09 05:44:02 PM PDT 24 Aug 09 05:45:07 PM PDT 24 1851767860 ps
T438 /workspace/coverage/default/39.sram_ctrl_mem_walk.3286767881 Aug 09 05:44:50 PM PDT 24 Aug 09 05:44:55 PM PDT 24 99980942 ps
T439 /workspace/coverage/default/17.sram_ctrl_lc_escalation.3737165055 Aug 09 05:42:10 PM PDT 24 Aug 09 05:42:15 PM PDT 24 2512907652 ps
T440 /workspace/coverage/default/7.sram_ctrl_access_during_key_req.292597094 Aug 09 05:41:21 PM PDT 24 Aug 09 05:53:44 PM PDT 24 7064496670 ps
T441 /workspace/coverage/default/20.sram_ctrl_alert_test.1700863050 Aug 09 05:42:30 PM PDT 24 Aug 09 05:42:31 PM PDT 24 15874541 ps
T442 /workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.1110176715 Aug 09 05:45:07 PM PDT 24 Aug 09 05:45:20 PM PDT 24 109822398 ps
T443 /workspace/coverage/default/4.sram_ctrl_max_throughput.2405256197 Aug 09 05:41:08 PM PDT 24 Aug 09 05:43:05 PM PDT 24 790366957 ps
T444 /workspace/coverage/default/25.sram_ctrl_throughput_w_partial_write.1585229132 Aug 09 05:42:59 PM PDT 24 Aug 09 05:45:27 PM PDT 24 148380671 ps
T445 /workspace/coverage/default/21.sram_ctrl_stress_all_with_rand_reset.106715771 Aug 09 05:42:36 PM PDT 24 Aug 09 05:44:10 PM PDT 24 218038655 ps
T446 /workspace/coverage/default/27.sram_ctrl_stress_pipeline.713681242 Aug 09 05:43:14 PM PDT 24 Aug 09 05:48:15 PM PDT 24 6293119960 ps
T447 /workspace/coverage/default/36.sram_ctrl_max_throughput.1167828925 Aug 09 05:44:17 PM PDT 24 Aug 09 05:44:51 PM PDT 24 509578705 ps
T448 /workspace/coverage/default/6.sram_ctrl_max_throughput.3301961783 Aug 09 05:41:20 PM PDT 24 Aug 09 05:42:05 PM PDT 24 113006379 ps
T449 /workspace/coverage/default/45.sram_ctrl_alert_test.1937645610 Aug 09 05:45:48 PM PDT 24 Aug 09 05:45:49 PM PDT 24 18954579 ps
T450 /workspace/coverage/default/1.sram_ctrl_mem_partial_access.1289008385 Aug 09 05:41:00 PM PDT 24 Aug 09 05:41:03 PM PDT 24 112001960 ps
T451 /workspace/coverage/default/8.sram_ctrl_stress_pipeline.2503343069 Aug 09 05:41:24 PM PDT 24 Aug 09 05:44:58 PM PDT 24 30473551516 ps
T452 /workspace/coverage/default/42.sram_ctrl_multiple_keys.2802314793 Aug 09 05:45:07 PM PDT 24 Aug 09 05:55:17 PM PDT 24 4291620622 ps
T453 /workspace/coverage/default/30.sram_ctrl_partial_access_b2b.3264677861 Aug 09 05:43:33 PM PDT 24 Aug 09 05:46:55 PM PDT 24 11087325615 ps
T454 /workspace/coverage/default/45.sram_ctrl_lc_escalation.1945190787 Aug 09 05:45:40 PM PDT 24 Aug 09 05:45:51 PM PDT 24 5837175473 ps
T455 /workspace/coverage/default/31.sram_ctrl_max_throughput.4043613824 Aug 09 05:43:37 PM PDT 24 Aug 09 05:43:38 PM PDT 24 156257286 ps
T456 /workspace/coverage/default/2.sram_ctrl_mem_partial_access.3359128010 Aug 09 05:41:11 PM PDT 24 Aug 09 05:41:16 PM PDT 24 124422348 ps
T457 /workspace/coverage/default/47.sram_ctrl_stress_all.3318751611 Aug 09 05:46:04 PM PDT 24 Aug 09 07:39:23 PM PDT 24 64161401351 ps
T458 /workspace/coverage/default/29.sram_ctrl_executable.340068248 Aug 09 05:43:25 PM PDT 24 Aug 09 05:52:36 PM PDT 24 13651078443 ps
T459 /workspace/coverage/default/48.sram_ctrl_stress_pipeline.33565143 Aug 09 05:46:09 PM PDT 24 Aug 09 05:49:40 PM PDT 24 4184342271 ps
T460 /workspace/coverage/default/10.sram_ctrl_throughput_w_partial_write.1836121350 Aug 09 05:41:30 PM PDT 24 Aug 09 05:42:34 PM PDT 24 683393346 ps
T461 /workspace/coverage/default/47.sram_ctrl_max_throughput.1811741285 Aug 09 05:46:04 PM PDT 24 Aug 09 05:47:23 PM PDT 24 387552268 ps
T462 /workspace/coverage/default/29.sram_ctrl_max_throughput.2864836709 Aug 09 05:43:26 PM PDT 24 Aug 09 05:44:10 PM PDT 24 118659987 ps
T463 /workspace/coverage/default/49.sram_ctrl_regwen.2301428174 Aug 09 05:46:26 PM PDT 24 Aug 09 06:14:13 PM PDT 24 81819329280 ps
T464 /workspace/coverage/default/2.sram_ctrl_access_during_key_req.2228370535 Aug 09 05:41:05 PM PDT 24 Aug 09 05:51:00 PM PDT 24 2987607114 ps
T465 /workspace/coverage/default/0.sram_ctrl_partial_access_b2b.1949106145 Aug 09 05:40:52 PM PDT 24 Aug 09 05:45:13 PM PDT 24 10146802503 ps
T466 /workspace/coverage/default/42.sram_ctrl_regwen.143202099 Aug 09 05:45:18 PM PDT 24 Aug 09 06:03:21 PM PDT 24 12985319662 ps
T467 /workspace/coverage/default/30.sram_ctrl_lc_escalation.1061779808 Aug 09 05:43:31 PM PDT 24 Aug 09 05:43:40 PM PDT 24 1151970823 ps
T468 /workspace/coverage/default/21.sram_ctrl_max_throughput.3168979984 Aug 09 05:42:30 PM PDT 24 Aug 09 05:42:34 PM PDT 24 127297286 ps
T469 /workspace/coverage/default/27.sram_ctrl_max_throughput.3269957054 Aug 09 05:43:15 PM PDT 24 Aug 09 05:43:21 PM PDT 24 102179035 ps
T470 /workspace/coverage/default/14.sram_ctrl_executable.4028984815 Aug 09 05:41:50 PM PDT 24 Aug 09 06:20:28 PM PDT 24 282889828243 ps
T471 /workspace/coverage/default/43.sram_ctrl_mem_partial_access.2484618298 Aug 09 05:45:25 PM PDT 24 Aug 09 05:45:28 PM PDT 24 93985898 ps
T472 /workspace/coverage/default/2.sram_ctrl_lc_escalation.1949395889 Aug 09 05:41:10 PM PDT 24 Aug 09 05:41:14 PM PDT 24 2532464757 ps
T473 /workspace/coverage/default/38.sram_ctrl_max_throughput.923997230 Aug 09 05:44:39 PM PDT 24 Aug 09 05:44:42 PM PDT 24 41755019 ps
T474 /workspace/coverage/default/44.sram_ctrl_regwen.1502767228 Aug 09 05:45:39 PM PDT 24 Aug 09 06:03:49 PM PDT 24 24676228567 ps
T475 /workspace/coverage/default/21.sram_ctrl_alert_test.328475955 Aug 09 05:42:40 PM PDT 24 Aug 09 05:42:41 PM PDT 24 44927747 ps
T476 /workspace/coverage/default/49.sram_ctrl_access_during_key_req.2363260399 Aug 09 05:46:26 PM PDT 24 Aug 09 05:55:43 PM PDT 24 9712648846 ps
T477 /workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.4060392965 Aug 09 05:45:59 PM PDT 24 Aug 09 05:47:24 PM PDT 24 316284400 ps
T478 /workspace/coverage/default/18.sram_ctrl_partial_access_b2b.4053811582 Aug 09 05:42:12 PM PDT 24 Aug 09 05:49:17 PM PDT 24 19950937363 ps
T479 /workspace/coverage/default/7.sram_ctrl_bijection.887941646 Aug 09 05:41:21 PM PDT 24 Aug 09 05:42:08 PM PDT 24 15286837750 ps
T480 /workspace/coverage/default/15.sram_ctrl_alert_test.2993866481 Aug 09 05:42:01 PM PDT 24 Aug 09 05:42:02 PM PDT 24 57005126 ps
T481 /workspace/coverage/default/37.sram_ctrl_stress_pipeline.2331919409 Aug 09 05:44:25 PM PDT 24 Aug 09 05:49:23 PM PDT 24 12675456143 ps
T482 /workspace/coverage/default/1.sram_ctrl_regwen.1719454446 Aug 09 05:40:59 PM PDT 24 Aug 09 05:41:12 PM PDT 24 677754897 ps
T483 /workspace/coverage/default/15.sram_ctrl_mem_walk.1489721217 Aug 09 05:41:59 PM PDT 24 Aug 09 05:42:04 PM PDT 24 2197096397 ps
T484 /workspace/coverage/default/44.sram_ctrl_lc_escalation.1128893146 Aug 09 05:45:32 PM PDT 24 Aug 09 05:45:37 PM PDT 24 451693735 ps
T485 /workspace/coverage/default/11.sram_ctrl_mem_walk.3334347777 Aug 09 05:41:42 PM PDT 24 Aug 09 05:41:48 PM PDT 24 226269694 ps
T486 /workspace/coverage/default/20.sram_ctrl_smoke.2810211243 Aug 09 05:42:27 PM PDT 24 Aug 09 05:42:58 PM PDT 24 440933198 ps
T487 /workspace/coverage/default/47.sram_ctrl_mem_partial_access.3484101990 Aug 09 05:46:04 PM PDT 24 Aug 09 05:46:09 PM PDT 24 635389435 ps
T488 /workspace/coverage/default/12.sram_ctrl_access_during_key_req.462657620 Aug 09 05:41:42 PM PDT 24 Aug 09 06:10:39 PM PDT 24 8178907922 ps
T489 /workspace/coverage/default/10.sram_ctrl_access_during_key_req.3356864699 Aug 09 05:41:32 PM PDT 24 Aug 09 05:43:44 PM PDT 24 516247891 ps
T490 /workspace/coverage/default/0.sram_ctrl_stress_all.1431819931 Aug 09 05:41:05 PM PDT 24 Aug 09 05:57:04 PM PDT 24 83717879581 ps
T491 /workspace/coverage/default/16.sram_ctrl_stress_all_with_rand_reset.3656314929 Aug 09 05:42:02 PM PDT 24 Aug 09 05:56:11 PM PDT 24 8540903911 ps
T492 /workspace/coverage/default/9.sram_ctrl_stress_pipeline.2709944826 Aug 09 05:41:26 PM PDT 24 Aug 09 05:46:07 PM PDT 24 5969152533 ps
T493 /workspace/coverage/default/31.sram_ctrl_multiple_keys.844350312 Aug 09 05:43:40 PM PDT 24 Aug 09 05:57:43 PM PDT 24 7303051441 ps
T494 /workspace/coverage/default/45.sram_ctrl_smoke.2449733654 Aug 09 05:45:38 PM PDT 24 Aug 09 05:45:53 PM PDT 24 3087949068 ps
T495 /workspace/coverage/default/16.sram_ctrl_bijection.1971497988 Aug 09 05:41:57 PM PDT 24 Aug 09 05:42:39 PM PDT 24 9577079888 ps
T108 /workspace/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.3660369823 Aug 09 05:41:52 PM PDT 24 Aug 09 05:42:30 PM PDT 24 1257271813 ps
T496 /workspace/coverage/default/22.sram_ctrl_access_during_key_req.1925311081 Aug 09 05:42:37 PM PDT 24 Aug 09 05:56:52 PM PDT 24 5087508693 ps
T497 /workspace/coverage/default/42.sram_ctrl_lc_escalation.1475349439 Aug 09 05:45:18 PM PDT 24 Aug 09 05:45:24 PM PDT 24 557279621 ps
T498 /workspace/coverage/default/1.sram_ctrl_max_throughput.340372675 Aug 09 05:41:08 PM PDT 24 Aug 09 05:41:31 PM PDT 24 85578404 ps
T499 /workspace/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.469532269 Aug 09 05:46:05 PM PDT 24 Aug 09 06:01:33 PM PDT 24 12225222831 ps
T500 /workspace/coverage/default/26.sram_ctrl_smoke.2941946764 Aug 09 05:43:04 PM PDT 24 Aug 09 05:43:21 PM PDT 24 952549338 ps
T501 /workspace/coverage/default/39.sram_ctrl_smoke.2391313107 Aug 09 05:44:43 PM PDT 24 Aug 09 05:44:47 PM PDT 24 97988566 ps
T502 /workspace/coverage/default/23.sram_ctrl_stress_pipeline.95892194 Aug 09 05:42:44 PM PDT 24 Aug 09 05:46:12 PM PDT 24 8346635603 ps
T503 /workspace/coverage/default/18.sram_ctrl_access_during_key_req.3931078812 Aug 09 05:42:17 PM PDT 24 Aug 09 05:46:13 PM PDT 24 8430136169 ps
T109 /workspace/coverage/default/42.sram_ctrl_stress_all_with_rand_reset.3883961883 Aug 09 05:45:20 PM PDT 24 Aug 09 05:47:28 PM PDT 24 11506730697 ps
T504 /workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.1791974647 Aug 09 05:43:55 PM PDT 24 Aug 09 05:44:25 PM PDT 24 109818812 ps
T505 /workspace/coverage/default/26.sram_ctrl_throughput_w_partial_write.3029170922 Aug 09 05:43:05 PM PDT 24 Aug 09 05:43:23 PM PDT 24 84256867 ps
T506 /workspace/coverage/default/46.sram_ctrl_mem_partial_access.2774742204 Aug 09 05:45:59 PM PDT 24 Aug 09 05:46:04 PM PDT 24 304753077 ps
T507 /workspace/coverage/default/13.sram_ctrl_mem_walk.2595410133 Aug 09 05:41:51 PM PDT 24 Aug 09 05:42:01 PM PDT 24 685897881 ps
T508 /workspace/coverage/default/26.sram_ctrl_ram_cfg.3274855068 Aug 09 05:43:07 PM PDT 24 Aug 09 05:43:08 PM PDT 24 96078217 ps
T509 /workspace/coverage/default/2.sram_ctrl_executable.3894469030 Aug 09 05:41:08 PM PDT 24 Aug 09 05:59:11 PM PDT 24 2962714500 ps
T510 /workspace/coverage/default/35.sram_ctrl_smoke.1502016802 Aug 09 05:44:06 PM PDT 24 Aug 09 05:44:16 PM PDT 24 724230305 ps
T511 /workspace/coverage/default/35.sram_ctrl_alert_test.3458213913 Aug 09 05:44:20 PM PDT 24 Aug 09 05:44:21 PM PDT 24 79131305 ps
T512 /workspace/coverage/default/41.sram_ctrl_bijection.2771388724 Aug 09 05:45:02 PM PDT 24 Aug 09 05:45:49 PM PDT 24 5623103542 ps
T513 /workspace/coverage/default/22.sram_ctrl_bijection.1247621625 Aug 09 05:42:38 PM PDT 24 Aug 09 05:43:02 PM PDT 24 1357427873 ps
T514 /workspace/coverage/default/40.sram_ctrl_partial_access_b2b.530628794 Aug 09 05:44:50 PM PDT 24 Aug 09 05:52:54 PM PDT 24 17522741501 ps
T515 /workspace/coverage/default/42.sram_ctrl_smoke.1123834380 Aug 09 05:45:07 PM PDT 24 Aug 09 05:45:43 PM PDT 24 101606266 ps
T516 /workspace/coverage/default/29.sram_ctrl_stress_pipeline.3867829425 Aug 09 05:43:29 PM PDT 24 Aug 09 05:46:48 PM PDT 24 2094354270 ps
T517 /workspace/coverage/default/48.sram_ctrl_regwen.1708763453 Aug 09 05:46:16 PM PDT 24 Aug 09 05:53:42 PM PDT 24 32868532356 ps
T518 /workspace/coverage/default/33.sram_ctrl_stress_all_with_rand_reset.946362671 Aug 09 05:44:02 PM PDT 24 Aug 09 05:49:18 PM PDT 24 1490486706 ps
T519 /workspace/coverage/default/38.sram_ctrl_mem_walk.1270670452 Aug 09 05:44:39 PM PDT 24 Aug 09 05:44:48 PM PDT 24 526391586 ps
T520 /workspace/coverage/default/39.sram_ctrl_max_throughput.2399088753 Aug 09 05:44:47 PM PDT 24 Aug 09 05:46:03 PM PDT 24 238810695 ps
T521 /workspace/coverage/default/0.sram_ctrl_throughput_w_partial_write.1397820746 Aug 09 05:40:54 PM PDT 24 Aug 09 05:41:05 PM PDT 24 245525649 ps
T522 /workspace/coverage/default/9.sram_ctrl_multiple_keys.698837495 Aug 09 05:41:25 PM PDT 24 Aug 09 05:45:39 PM PDT 24 10575975301 ps
T523 /workspace/coverage/default/33.sram_ctrl_alert_test.1594918068 Aug 09 05:44:04 PM PDT 24 Aug 09 05:44:04 PM PDT 24 31847344 ps
T524 /workspace/coverage/default/29.sram_ctrl_ram_cfg.1869157181 Aug 09 05:43:28 PM PDT 24 Aug 09 05:43:28 PM PDT 24 78397424 ps
T525 /workspace/coverage/default/42.sram_ctrl_ram_cfg.2434155395 Aug 09 05:45:20 PM PDT 24 Aug 09 05:45:21 PM PDT 24 30072238 ps
T526 /workspace/coverage/default/8.sram_ctrl_throughput_w_partial_write.677296502 Aug 09 05:41:24 PM PDT 24 Aug 09 05:41:27 PM PDT 24 45027888 ps
T527 /workspace/coverage/default/7.sram_ctrl_executable.4052200530 Aug 09 05:41:19 PM PDT 24 Aug 09 05:47:22 PM PDT 24 1691176396 ps
T528 /workspace/coverage/default/10.sram_ctrl_ram_cfg.3531303012 Aug 09 05:41:33 PM PDT 24 Aug 09 05:41:34 PM PDT 24 30622063 ps
T529 /workspace/coverage/default/40.sram_ctrl_smoke.2893730556 Aug 09 05:44:49 PM PDT 24 Aug 09 05:44:50 PM PDT 24 50490170 ps
T530 /workspace/coverage/default/33.sram_ctrl_partial_access_b2b.2368004675 Aug 09 05:43:57 PM PDT 24 Aug 09 05:48:13 PM PDT 24 14957092597 ps
T531 /workspace/coverage/default/4.sram_ctrl_stress_all.2961067131 Aug 09 05:41:11 PM PDT 24 Aug 09 06:03:31 PM PDT 24 43444466930 ps
T532 /workspace/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.3607250333 Aug 09 05:43:42 PM PDT 24 Aug 09 05:43:56 PM PDT 24 201329570 ps
T533 /workspace/coverage/default/18.sram_ctrl_stress_all.1285644209 Aug 09 05:42:17 PM PDT 24 Aug 09 05:51:38 PM PDT 24 13393776319 ps
T534 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.1355408616 Aug 09 05:45:02 PM PDT 24 Aug 09 05:46:13 PM PDT 24 495381239 ps
T110 /workspace/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.4157404132 Aug 09 05:45:39 PM PDT 24 Aug 09 05:46:17 PM PDT 24 7977582079 ps
T535 /workspace/coverage/default/8.sram_ctrl_multiple_keys.2167632189 Aug 09 05:41:23 PM PDT 24 Aug 09 05:47:36 PM PDT 24 24935978115 ps
T536 /workspace/coverage/default/16.sram_ctrl_lc_escalation.1125646667 Aug 09 05:42:06 PM PDT 24 Aug 09 05:42:10 PM PDT 24 310013027 ps
T537 /workspace/coverage/default/48.sram_ctrl_bijection.2928230338 Aug 09 05:46:09 PM PDT 24 Aug 09 05:46:29 PM PDT 24 5210140854 ps
T538 /workspace/coverage/default/30.sram_ctrl_ram_cfg.1529203202 Aug 09 05:43:33 PM PDT 24 Aug 09 05:43:34 PM PDT 24 77006315 ps
T539 /workspace/coverage/default/48.sram_ctrl_multiple_keys.1657910209 Aug 09 05:46:09 PM PDT 24 Aug 09 05:52:46 PM PDT 24 37130556344 ps
T540 /workspace/coverage/default/22.sram_ctrl_regwen.1054101336 Aug 09 05:42:36 PM PDT 24 Aug 09 06:09:05 PM PDT 24 68206588178 ps
T541 /workspace/coverage/default/47.sram_ctrl_regwen.145481843 Aug 09 05:46:04 PM PDT 24 Aug 09 05:47:46 PM PDT 24 58384476318 ps
T542 /workspace/coverage/default/1.sram_ctrl_access_during_key_req.444101780 Aug 09 05:41:06 PM PDT 24 Aug 09 05:55:49 PM PDT 24 11943848565 ps
T543 /workspace/coverage/default/0.sram_ctrl_ram_cfg.466691633 Aug 09 05:40:58 PM PDT 24 Aug 09 05:40:58 PM PDT 24 47808015 ps
T544 /workspace/coverage/default/22.sram_ctrl_stress_pipeline.985366935 Aug 09 05:42:40 PM PDT 24 Aug 09 05:50:28 PM PDT 24 19134978986 ps
T545 /workspace/coverage/default/3.sram_ctrl_access_during_key_req.155654741 Aug 09 05:41:09 PM PDT 24 Aug 09 05:44:14 PM PDT 24 428350118 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%