Unified Coverage Report :: Group :: sram_ctrl_env_pkg::sram_ctrl_env_cov#(10)::key_seed_valid_cg

Group : sram_ctrl_env_pkg::sram_ctrl_env_cov#(10)::key_seed_valid_cg

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_sram_ctrl_env_0.1/sram_ctrl_env_cov.sv

---

Summary for Group sram_ctrl_env_pkg::sram_ctrl_env_cov#(10)::key_seed_valid_cg

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	4	0	4	100.00
Crosses	4	0	4	100.00

Variables for Group sram_ctrl_env_pkg::sram_ctrl_env_cov#(10)::key_seed_valid_cg

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
escalated_cp	2	0	2	100.00	100	1	1	2
key_seed_valid_cp	2	0	2	100.00	100	1	1	2

Crosses for Group sram_ctrl_env_pkg::sram_ctrl_env_cov#(10)::key_seed_valid_cg

CROSS	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	PRINT MISSING	COMMENT
key_seed_valid_cross	4	0	4	100.00	100	1	1	0

Summary for Variable escalated_cp

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for escalated_cp

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

8601

1

T1

6

T2

11

T3

25

auto[1]

1027

1

T6

2

T7

5

T8

7

---

Summary for Variable key_seed_valid_cp

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for key_seed_valid_cp

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

4760

1

T1

6

T2

5

T3

10

auto[1]

4868

1

T2

6

T3

15

T4

34

---

Summary for Cross key_seed_valid_cross

Samples crossed: key_seed_valid_cp escalated_cp

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	4	0	4	100.00

Automatically Generated Cross Bins for key_seed_valid_cross

Bins

key_seed_valid_cp

escalated_cp

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

auto[0]

4228

1

T1

6

T2

5

T3

10

auto[0]

auto[1]

532

1

T6

2

T7

4

T8

3

auto[1]

auto[0]

4373

1

T2

6

T3

15

T4

34

auto[1]

auto[1]

495

1

T7

1

T8

4

T19

5