Unified Coverage Report :: Cond split page

Go back

 LINE       6849
 EXPRESSION (addr_hit[10] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T259,T256,T258
1	1	1	Covered	T3,T6,T7

 LINE       6851
 EXPRESSION (addr_hit[11] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T248,T256,T261
1	1	1	Covered	T1,T2,T3

 LINE       6853
 EXPRESSION (addr_hit[12] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T6
1	1	0	Covered	T247,T256,T261
1	1	1	Covered	T2,T25,T27

 LINE       6866
 EXPRESSION (addr_hit[13] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T6
1	1	0	Covered	T248,T259,T256
1	1	1	Covered	T2,T6,T25

 LINE       6883
 EXPRESSION (addr_hit[14] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T247,T256,T261
1	1	1	Covered	T1,T2,T6

 LINE       6892
 EXPRESSION (addr_hit[15] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T248,T256,T262
1	1	1	Covered	T2,T6,T29

 LINE       6901
 EXPRESSION (addr_hit[17] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T6
1	1	0	Covered	T253,T256,T261
1	1	1	Covered	T2,T6,T9

 LINE       6916
 EXPRESSION (addr_hit[18] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T38,T247,T248
1	1	1	Covered	T1,T2,T6

 LINE       6918
 EXPRESSION (addr_hit[19] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T6
1	1	0	Covered	T247,T248,T256
1	1	1	Covered	T2,T24,T26

 LINE       6921
 EXPRESSION (addr_hit[20] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T248,T252,T256
1	1	1	Covered	T2,T24,T26

 LINE       6928
 EXPRESSION (addr_hit[21] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T247,T248,T259
1	1	1	Covered	T40,T41,T42

 LINE       6934
 EXPRESSION (addr_hit[22] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T263,T258,T257
1	1	1	Covered	T40,T41,T42

 LINE       6940
 EXPRESSION (addr_hit[23] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T6
1	1	0	Covered	T248,T251,T259
1	1	1	Covered	T40,T41,T42

 LINE       6946
 EXPRESSION (addr_hit[24] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T248,T261,T260
1	1	1	Covered	T40,T41,T42

 LINE       6952
 EXPRESSION (addr_hit[25] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T6
1	1	0	Covered	T38,T248,T256
1	1	1	Covered	T40,T41,T42

 LINE       6954
 EXPRESSION (addr_hit[26] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T6
1	1	0	Covered	T253,T248,T259
1	1	1	Covered	T40,T41,T42

 LINE       6956
 EXPRESSION (addr_hit[27] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T6
1	1	0	Covered	T248,T259,T256
1	1	1	Covered	T40,T41,T42

 LINE       6958
 EXPRESSION (addr_hit[28] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T248,T263,T260
1	1	1	Covered	T40,T41,T42

 LINE       6960
 EXPRESSION (addr_hit[29] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T248,T259,T256
1	1	1	Covered	T1,T2,T8

 LINE       6966
 EXPRESSION (addr_hit[30] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T6
1	1	0	Covered	T252,T263,T257
1	1	1	Covered	T1,T2,T8

 LINE       6972
 EXPRESSION (addr_hit[31] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T259,T256,T261
1	1	1	Covered	T1,T2,T8

 LINE       6978
 EXPRESSION (addr_hit[32] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T6
1	1	0	Covered	T38,T248,T259
1	1	1	Covered	T1,T2,T8

 LINE       6984
 EXPRESSION (addr_hit[33] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T6
1	1	0	Covered	T248,T259,T263
1	1	1	Covered	T1,T2,T8

 LINE       6986
 EXPRESSION (addr_hit[34] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T247,T259,T256
1	1	1	Covered	T1,T2,T8

 LINE       6988
 EXPRESSION (addr_hit[35] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T248,T256,T258
1	1	1	Covered	T1,T2,T8

 LINE       6990
 EXPRESSION (addr_hit[36] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T248,T259,T256
1	1	1	Covered	T1,T2,T8

 LINE       6992
 EXPRESSION (addr_hit[37] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T259,T256,T258
1	1	1	Covered	T1,T2,T8

 LINE       6997
 EXPRESSION (addr_hit[38] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T248,T256,T263
1	1	1	Covered	T1,T2,T8

 LINE       7002
 EXPRESSION (addr_hit[39] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T247,T248,T264
1	1	1	Covered	T1,T2,T8

 LINE       7007
 EXPRESSION (addr_hit[40] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T6
1	1	0	Covered	T247,T248,T256
1	1	1	Covered	T1,T2,T8

 LINE       7012
 EXPRESSION (addr_hit[41] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T248,T256,T263
1	1	1	Covered	T1,T2,T8

 LINE       7017
 EXPRESSION (addr_hit[42] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T5,T2
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T17,T248,T259
1	1	1	Covered	T2,T6,T9

 LINE       7239
 EXPRESSION (reg_busy_sel | shadow_busy)
             ------1-----   -----2-----

-1-	-2-	Status	Tests
0	0	Covered	T1,T4,T5
0	1	Unreachable
1	0	Covered	T1,T2,T3