Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.64 98.92 96.42 100.00 98.08 98.29 99.63 92.12


Total test records in report: 918
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T141 /workspace/coverage/default/29.sysrst_ctrl_edge_detect.895207438 Feb 25 12:42:54 PM PST 24 Feb 25 12:43:01 PM PST 24 4317244867 ps
T341 /workspace/coverage/default/47.sysrst_ctrl_combo_detect_with_pre_cond.2965079494 Feb 25 12:43:47 PM PST 24 Feb 25 12:48:02 PM PST 24 93743788897 ps
T599 /workspace/coverage/default/13.sysrst_ctrl_ultra_low_pwr.1824980008 Feb 25 12:42:28 PM PST 24 Feb 25 12:42:31 PM PST 24 13033926848 ps
T600 /workspace/coverage/default/20.sysrst_ctrl_ec_pwr_on_rst.2710891088 Feb 25 12:42:35 PM PST 24 Feb 25 12:42:45 PM PST 24 3918163027 ps
T601 /workspace/coverage/default/32.sysrst_ctrl_in_out_inverted.2137788416 Feb 25 12:43:04 PM PST 24 Feb 25 12:43:07 PM PST 24 2487406839 ps
T602 /workspace/coverage/default/46.sysrst_ctrl_ec_pwr_on_rst.3795641938 Feb 25 12:43:23 PM PST 24 Feb 25 12:43:27 PM PST 24 3331436873 ps
T356 /workspace/coverage/default/37.sysrst_ctrl_combo_detect.1499414103 Feb 25 12:43:15 PM PST 24 Feb 25 12:46:45 PM PST 24 167364863789 ps
T603 /workspace/coverage/default/19.sysrst_ctrl_flash_wr_prot_out.1160947719 Feb 25 12:42:56 PM PST 24 Feb 25 12:42:57 PM PST 24 2687382747 ps
T604 /workspace/coverage/default/54.sysrst_ctrl_combo_detect_with_pre_cond.3430746654 Feb 25 12:43:40 PM PST 24 Feb 25 12:44:30 PM PST 24 70180222925 ps
T605 /workspace/coverage/default/3.sysrst_ctrl_pin_access_test.1467959241 Feb 25 12:42:05 PM PST 24 Feb 25 12:42:09 PM PST 24 2105901098 ps
T606 /workspace/coverage/default/34.sysrst_ctrl_ultra_low_pwr.1635790463 Feb 25 12:43:03 PM PST 24 Feb 25 12:43:15 PM PST 24 5743410498 ps
T257 /workspace/coverage/default/4.sysrst_ctrl_sec_cm.3729845851 Feb 25 12:42:28 PM PST 24 Feb 25 12:43:14 PM PST 24 22013279300 ps
T607 /workspace/coverage/default/4.sysrst_ctrl_pin_override_test.3337561593 Feb 25 12:42:11 PM PST 24 Feb 25 12:42:18 PM PST 24 2513743402 ps
T608 /workspace/coverage/default/36.sysrst_ctrl_ec_pwr_on_rst.3237075297 Feb 25 12:43:14 PM PST 24 Feb 25 12:43:19 PM PST 24 4282494637 ps
T609 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.3854530087 Feb 25 12:43:26 PM PST 24 Feb 25 12:43:42 PM PST 24 76308669820 ps
T610 /workspace/coverage/default/1.sysrst_ctrl_smoke.4098169482 Feb 25 12:42:17 PM PST 24 Feb 25 12:42:19 PM PST 24 2136379464 ps
T323 /workspace/coverage/default/39.sysrst_ctrl_combo_detect.2404498205 Feb 25 12:43:19 PM PST 24 Feb 25 12:46:09 PM PST 24 131366543179 ps
T611 /workspace/coverage/default/17.sysrst_ctrl_in_out_inverted.148875517 Feb 25 12:42:38 PM PST 24 Feb 25 12:42:43 PM PST 24 2459410657 ps
T612 /workspace/coverage/default/27.sysrst_ctrl_auto_blk_key_output.3155015447 Feb 25 12:42:45 PM PST 24 Feb 25 12:42:49 PM PST 24 3739749598 ps
T613 /workspace/coverage/default/25.sysrst_ctrl_edge_detect.14712894 Feb 25 12:42:57 PM PST 24 Feb 25 12:42:58 PM PST 24 3439956190 ps
T142 /workspace/coverage/default/7.sysrst_ctrl_edge_detect.154806524 Feb 25 12:42:18 PM PST 24 Feb 25 12:42:19 PM PST 24 5504118349 ps
T143 /workspace/coverage/default/4.sysrst_ctrl_stress_all_with_rand_reset.228187227 Feb 25 12:42:16 PM PST 24 Feb 25 12:42:51 PM PST 24 461786227628 ps
T614 /workspace/coverage/default/15.sysrst_ctrl_edge_detect.2699332768 Feb 25 12:42:28 PM PST 24 Feb 25 12:42:34 PM PST 24 3165609380 ps
T615 /workspace/coverage/default/18.sysrst_ctrl_auto_blk_key_output.2904868955 Feb 25 12:42:31 PM PST 24 Feb 25 12:44:34 PM PST 24 266828453600 ps
T616 /workspace/coverage/default/22.sysrst_ctrl_stress_all.3313056324 Feb 25 12:42:49 PM PST 24 Feb 25 12:42:55 PM PST 24 6731573876 ps
T617 /workspace/coverage/default/21.sysrst_ctrl_auto_blk_key_output.1570578699 Feb 25 12:42:43 PM PST 24 Feb 25 12:42:48 PM PST 24 3290182626 ps
T618 /workspace/coverage/default/35.sysrst_ctrl_combo_detect.751389673 Feb 25 12:43:26 PM PST 24 Feb 25 12:44:28 PM PST 24 183429362416 ps
T619 /workspace/coverage/default/34.sysrst_ctrl_smoke.3436689329 Feb 25 12:43:14 PM PST 24 Feb 25 12:43:17 PM PST 24 2120659614 ps
T620 /workspace/coverage/default/43.sysrst_ctrl_auto_blk_key_output.926639928 Feb 25 12:43:22 PM PST 24 Feb 25 12:43:25 PM PST 24 3698389434 ps
T621 /workspace/coverage/default/5.sysrst_ctrl_combo_detect_with_pre_cond.1928265562 Feb 25 12:42:19 PM PST 24 Feb 25 12:42:39 PM PST 24 104095560988 ps
T622 /workspace/coverage/default/6.sysrst_ctrl_pin_override_test.1854888070 Feb 25 12:42:13 PM PST 24 Feb 25 12:42:20 PM PST 24 2510836612 ps
T623 /workspace/coverage/default/49.sysrst_ctrl_pin_access_test.3550647718 Feb 25 12:43:37 PM PST 24 Feb 25 12:43:39 PM PST 24 2168073679 ps
T624 /workspace/coverage/default/31.sysrst_ctrl_alert_test.2881760975 Feb 25 12:43:10 PM PST 24 Feb 25 12:43:12 PM PST 24 2036411531 ps
T625 /workspace/coverage/default/11.sysrst_ctrl_ec_pwr_on_rst.710727271 Feb 25 12:42:08 PM PST 24 Feb 25 12:42:10 PM PST 24 3412674651 ps
T350 /workspace/coverage/default/82.sysrst_ctrl_combo_detect_with_pre_cond.245627299 Feb 25 12:43:47 PM PST 24 Feb 25 12:45:41 PM PST 24 91572532334 ps
T626 /workspace/coverage/default/44.sysrst_ctrl_stress_all.2903123405 Feb 25 12:43:37 PM PST 24 Feb 25 12:44:08 PM PST 24 47611304652 ps
T130 /workspace/coverage/default/46.sysrst_ctrl_ultra_low_pwr.1172412411 Feb 25 12:43:45 PM PST 24 Feb 25 12:49:37 PM PST 24 1708124349652 ps
T327 /workspace/coverage/default/21.sysrst_ctrl_combo_detect.3216039883 Feb 25 12:42:40 PM PST 24 Feb 25 12:43:48 PM PST 24 50666641865 ps
T627 /workspace/coverage/default/7.sysrst_ctrl_in_out_inverted.1246630621 Feb 25 12:42:11 PM PST 24 Feb 25 12:42:20 PM PST 24 2472814488 ps
T628 /workspace/coverage/default/38.sysrst_ctrl_pin_access_test.3758553455 Feb 25 12:43:11 PM PST 24 Feb 25 12:43:18 PM PST 24 2220893272 ps
T629 /workspace/coverage/default/20.sysrst_ctrl_in_out_inverted.3045851125 Feb 25 12:42:53 PM PST 24 Feb 25 12:42:58 PM PST 24 2463661857 ps
T630 /workspace/coverage/default/10.sysrst_ctrl_combo_detect.3301639442 Feb 25 12:42:23 PM PST 24 Feb 25 12:43:04 PM PST 24 58338971403 ps
T631 /workspace/coverage/default/13.sysrst_ctrl_auto_blk_key_output.904247889 Feb 25 12:42:28 PM PST 24 Feb 25 12:42:33 PM PST 24 3281876267 ps
T325 /workspace/coverage/default/34.sysrst_ctrl_combo_detect.2430202009 Feb 25 12:43:09 PM PST 24 Feb 25 12:49:04 PM PST 24 130519768056 ps
T632 /workspace/coverage/default/97.sysrst_ctrl_combo_detect_with_pre_cond.3241741662 Feb 25 12:43:42 PM PST 24 Feb 25 12:43:56 PM PST 24 22599797395 ps
T633 /workspace/coverage/default/35.sysrst_ctrl_alert_test.34789352 Feb 25 12:43:10 PM PST 24 Feb 25 12:43:12 PM PST 24 2028649073 ps
T634 /workspace/coverage/default/42.sysrst_ctrl_smoke.1491017417 Feb 25 12:43:23 PM PST 24 Feb 25 12:43:28 PM PST 24 2113383656 ps
T635 /workspace/coverage/default/33.sysrst_ctrl_ultra_low_pwr.129861609 Feb 25 12:43:08 PM PST 24 Feb 25 12:43:11 PM PST 24 5225982643 ps
T636 /workspace/coverage/default/12.sysrst_ctrl_auto_blk_key_output.2138399290 Feb 25 12:42:31 PM PST 24 Feb 25 12:42:33 PM PST 24 3448872882 ps
T637 /workspace/coverage/default/4.sysrst_ctrl_ultra_low_pwr.4144532817 Feb 25 12:42:27 PM PST 24 Feb 25 12:43:21 PM PST 24 218804762182 ps
T638 /workspace/coverage/default/46.sysrst_ctrl_auto_blk_key_output.583866372 Feb 25 12:43:26 PM PST 24 Feb 25 12:43:33 PM PST 24 3917106881 ps
T344 /workspace/coverage/default/23.sysrst_ctrl_combo_detect_with_pre_cond.1059164042 Feb 25 12:42:45 PM PST 24 Feb 25 12:44:19 PM PST 24 194370174321 ps
T639 /workspace/coverage/default/2.sysrst_ctrl_ultra_low_pwr.2178086071 Feb 25 12:41:59 PM PST 24 Feb 25 12:42:02 PM PST 24 3892531055 ps
T640 /workspace/coverage/default/49.sysrst_ctrl_flash_wr_prot_out.2385530195 Feb 25 12:43:25 PM PST 24 Feb 25 12:43:29 PM PST 24 2621327718 ps
T641 /workspace/coverage/default/45.sysrst_ctrl_alert_test.537216663 Feb 25 12:43:32 PM PST 24 Feb 25 12:43:34 PM PST 24 2043292907 ps
T642 /workspace/coverage/default/41.sysrst_ctrl_edge_detect.137503839 Feb 25 12:43:31 PM PST 24 Feb 25 12:43:32 PM PST 24 2997609550 ps
T191 /workspace/coverage/default/6.sysrst_ctrl_edge_detect.544460461 Feb 25 12:42:12 PM PST 24 Feb 25 12:42:20 PM PST 24 3035149456 ps
T643 /workspace/coverage/default/37.sysrst_ctrl_in_out_inverted.3800039628 Feb 25 12:43:26 PM PST 24 Feb 25 12:43:29 PM PST 24 2461724012 ps
T644 /workspace/coverage/default/31.sysrst_ctrl_ec_pwr_on_rst.32181183 Feb 25 12:43:07 PM PST 24 Feb 25 12:43:16 PM PST 24 3114039766 ps
T645 /workspace/coverage/default/12.sysrst_ctrl_ec_pwr_on_rst.1809301200 Feb 25 12:42:34 PM PST 24 Feb 25 12:42:37 PM PST 24 3630960747 ps
T646 /workspace/coverage/default/10.sysrst_ctrl_pin_override_test.407318509 Feb 25 12:42:22 PM PST 24 Feb 25 12:42:29 PM PST 24 2511359468 ps
T647 /workspace/coverage/default/12.sysrst_ctrl_ultra_low_pwr.154181032 Feb 25 12:42:25 PM PST 24 Feb 25 12:42:29 PM PST 24 8926669190 ps
T648 /workspace/coverage/default/49.sysrst_ctrl_pin_override_test.2662854358 Feb 25 12:43:43 PM PST 24 Feb 25 12:43:45 PM PST 24 2532223607 ps
T649 /workspace/coverage/default/9.sysrst_ctrl_pin_override_test.3609821759 Feb 25 12:42:18 PM PST 24 Feb 25 12:42:20 PM PST 24 2529861477 ps
T650 /workspace/coverage/default/29.sysrst_ctrl_ultra_low_pwr.4079556263 Feb 25 12:42:57 PM PST 24 Feb 25 12:43:05 PM PST 24 6864556310 ps
T651 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.3972872095 Feb 25 12:42:17 PM PST 24 Feb 25 12:42:24 PM PST 24 2346363870 ps
T652 /workspace/coverage/default/32.sysrst_ctrl_alert_test.3274733688 Feb 25 12:43:12 PM PST 24 Feb 25 12:43:15 PM PST 24 2045577577 ps
T653 /workspace/coverage/default/12.sysrst_ctrl_stress_all.3777157053 Feb 25 12:42:23 PM PST 24 Feb 25 12:42:43 PM PST 24 8095370195 ps
T654 /workspace/coverage/default/12.sysrst_ctrl_pin_override_test.1620329158 Feb 25 12:42:36 PM PST 24 Feb 25 12:42:42 PM PST 24 2509954256 ps
T655 /workspace/coverage/default/16.sysrst_ctrl_alert_test.3533028999 Feb 25 12:42:34 PM PST 24 Feb 25 12:42:36 PM PST 24 2038466081 ps
T345 /workspace/coverage/default/89.sysrst_ctrl_combo_detect_with_pre_cond.871883720 Feb 25 12:43:53 PM PST 24 Feb 25 12:47:22 PM PST 24 85125776284 ps
T656 /workspace/coverage/default/36.sysrst_ctrl_alert_test.84695527 Feb 25 12:43:06 PM PST 24 Feb 25 12:43:07 PM PST 24 2051904356 ps
T241 /workspace/coverage/default/24.sysrst_ctrl_combo_detect.2655768007 Feb 25 12:42:36 PM PST 24 Feb 25 12:43:46 PM PST 24 98173532154 ps
T657 /workspace/coverage/default/0.sysrst_ctrl_ec_pwr_on_rst.1653130492 Feb 25 12:42:17 PM PST 24 Feb 25 12:42:20 PM PST 24 3438951613 ps
T658 /workspace/coverage/default/26.sysrst_ctrl_ec_pwr_on_rst.1922021955 Feb 25 12:42:47 PM PST 24 Feb 25 12:42:50 PM PST 24 3311383156 ps
T659 /workspace/coverage/default/39.sysrst_ctrl_ec_pwr_on_rst.1359785839 Feb 25 12:43:15 PM PST 24 Feb 25 12:43:18 PM PST 24 3333979173 ps
T660 /workspace/coverage/default/42.sysrst_ctrl_pin_override_test.1945186697 Feb 25 12:43:28 PM PST 24 Feb 25 12:43:31 PM PST 24 2530576769 ps
T661 /workspace/coverage/default/8.sysrst_ctrl_combo_detect.3628019510 Feb 25 12:42:14 PM PST 24 Feb 25 12:48:28 PM PST 24 134579997475 ps
T662 /workspace/coverage/default/55.sysrst_ctrl_combo_detect_with_pre_cond.2528449504 Feb 25 12:43:51 PM PST 24 Feb 25 12:44:38 PM PST 24 32426946926 ps
T663 /workspace/coverage/default/0.sysrst_ctrl_pin_override_test.4022082335 Feb 25 12:42:15 PM PST 24 Feb 25 12:42:22 PM PST 24 2510096454 ps
T664 /workspace/coverage/default/26.sysrst_ctrl_pin_override_test.2464966915 Feb 25 12:43:08 PM PST 24 Feb 25 12:43:16 PM PST 24 2511136753 ps
T665 /workspace/coverage/default/4.sysrst_ctrl_in_out_inverted.76923441 Feb 25 12:42:07 PM PST 24 Feb 25 12:42:14 PM PST 24 2462474804 ps
T363 /workspace/coverage/default/31.sysrst_ctrl_stress_all_with_rand_reset.4033987741 Feb 25 12:43:09 PM PST 24 Feb 25 12:43:50 PM PST 24 16347181976 ps
T666 /workspace/coverage/default/47.sysrst_ctrl_smoke.3358584645 Feb 25 12:43:35 PM PST 24 Feb 25 12:43:41 PM PST 24 2113852869 ps
T667 /workspace/coverage/default/15.sysrst_ctrl_pin_override_test.1140702803 Feb 25 12:42:24 PM PST 24 Feb 25 12:42:27 PM PST 24 2523313913 ps
T250 /workspace/coverage/default/71.sysrst_ctrl_combo_detect_with_pre_cond.1240126239 Feb 25 12:43:52 PM PST 24 Feb 25 12:44:00 PM PST 24 28989661008 ps
T668 /workspace/coverage/default/26.sysrst_ctrl_flash_wr_prot_out.2828378480 Feb 25 12:42:58 PM PST 24 Feb 25 12:43:06 PM PST 24 2608165187 ps
T669 /workspace/coverage/default/1.sysrst_ctrl_stress_all_with_rand_reset.3152909276 Feb 25 12:41:52 PM PST 24 Feb 25 12:42:09 PM PST 24 24337707241 ps
T670 /workspace/coverage/default/1.sysrst_ctrl_auto_blk_key_output.2805301345 Feb 25 12:42:16 PM PST 24 Feb 25 12:42:28 PM PST 24 4103381819 ps
T117 /workspace/coverage/default/49.sysrst_ctrl_stress_all_with_rand_reset.3919951574 Feb 25 12:43:40 PM PST 24 Feb 25 12:47:32 PM PST 24 89178907795 ps
T671 /workspace/coverage/default/32.sysrst_ctrl_flash_wr_prot_out.2196391285 Feb 25 12:42:58 PM PST 24 Feb 25 12:43:01 PM PST 24 2635237480 ps
T672 /workspace/coverage/default/14.sysrst_ctrl_stress_all.811621108 Feb 25 12:42:23 PM PST 24 Feb 25 01:17:56 PM PST 24 772595628805 ps
T673 /workspace/coverage/default/12.sysrst_ctrl_combo_detect.2839402767 Feb 25 12:42:22 PM PST 24 Feb 25 12:43:37 PM PST 24 115659627248 ps
T674 /workspace/coverage/default/36.sysrst_ctrl_pin_access_test.4049697360 Feb 25 12:43:08 PM PST 24 Feb 25 12:43:12 PM PST 24 2115200070 ps
T242 /workspace/coverage/default/26.sysrst_ctrl_combo_detect.3186674250 Feb 25 12:42:55 PM PST 24 Feb 25 12:46:32 PM PST 24 81008268052 ps
T675 /workspace/coverage/default/38.sysrst_ctrl_in_out_inverted.1540002153 Feb 25 12:43:16 PM PST 24 Feb 25 12:43:18 PM PST 24 2459981817 ps
T676 /workspace/coverage/default/21.sysrst_ctrl_edge_detect.2722900176 Feb 25 12:42:38 PM PST 24 Feb 25 12:42:40 PM PST 24 3460312765 ps
T677 /workspace/coverage/default/12.sysrst_ctrl_pin_access_test.3626025778 Feb 25 12:42:31 PM PST 24 Feb 25 12:42:36 PM PST 24 2029012968 ps
T678 /workspace/coverage/default/32.sysrst_ctrl_stress_all.1570449052 Feb 25 12:43:03 PM PST 24 Feb 25 12:44:14 PM PST 24 191051176793 ps
T679 /workspace/coverage/default/60.sysrst_ctrl_combo_detect_with_pre_cond.1832692650 Feb 25 12:43:47 PM PST 24 Feb 25 12:44:37 PM PST 24 75039577909 ps
T680 /workspace/coverage/default/40.sysrst_ctrl_smoke.714632479 Feb 25 12:43:21 PM PST 24 Feb 25 12:43:28 PM PST 24 2108483343 ps
T681 /workspace/coverage/default/48.sysrst_ctrl_alert_test.3082825574 Feb 25 12:43:31 PM PST 24 Feb 25 12:43:35 PM PST 24 2023213562 ps
T682 /workspace/coverage/default/34.sysrst_ctrl_flash_wr_prot_out.2179780986 Feb 25 12:43:02 PM PST 24 Feb 25 12:43:05 PM PST 24 2635271301 ps
T683 /workspace/coverage/default/18.sysrst_ctrl_pin_override_test.2953051045 Feb 25 12:42:43 PM PST 24 Feb 25 12:42:45 PM PST 24 2547549255 ps
T684 /workspace/coverage/default/9.sysrst_ctrl_in_out_inverted.1518682205 Feb 25 12:42:23 PM PST 24 Feb 25 12:42:30 PM PST 24 2481388537 ps
T685 /workspace/coverage/default/25.sysrst_ctrl_pin_access_test.4216362085 Feb 25 12:42:58 PM PST 24 Feb 25 12:43:09 PM PST 24 2068606150 ps
T686 /workspace/coverage/default/31.sysrst_ctrl_pin_access_test.536393949 Feb 25 12:43:01 PM PST 24 Feb 25 12:43:04 PM PST 24 2194228761 ps
T173 /workspace/coverage/default/24.sysrst_ctrl_edge_detect.186952156 Feb 25 12:42:59 PM PST 24 Feb 25 12:43:06 PM PST 24 5799501187 ps
T687 /workspace/coverage/default/19.sysrst_ctrl_edge_detect.1562861929 Feb 25 12:42:33 PM PST 24 Feb 25 12:42:35 PM PST 24 3589770086 ps
T331 /workspace/coverage/default/10.sysrst_ctrl_combo_detect_with_pre_cond.1218523872 Feb 25 12:42:28 PM PST 24 Feb 25 12:43:06 PM PST 24 55397825455 ps
T174 /workspace/coverage/default/9.sysrst_ctrl_edge_detect.3086766989 Feb 25 12:42:17 PM PST 24 Feb 25 12:42:19 PM PST 24 3252092220 ps
T688 /workspace/coverage/default/29.sysrst_ctrl_combo_detect.2748911101 Feb 25 12:43:05 PM PST 24 Feb 25 12:46:53 PM PST 24 165080625422 ps
T689 /workspace/coverage/default/39.sysrst_ctrl_pin_override_test.1043927140 Feb 25 12:43:30 PM PST 24 Feb 25 12:43:38 PM PST 24 2507974751 ps
T690 /workspace/coverage/default/0.sysrst_ctrl_alert_test.47461148 Feb 25 12:41:58 PM PST 24 Feb 25 12:42:00 PM PST 24 2042978310 ps
T691 /workspace/coverage/default/15.sysrst_ctrl_stress_all.4023800910 Feb 25 12:42:29 PM PST 24 Feb 25 12:42:33 PM PST 24 8871025834 ps
T692 /workspace/coverage/default/4.sysrst_ctrl_pin_access_test.748084207 Feb 25 12:42:12 PM PST 24 Feb 25 12:42:16 PM PST 24 2126764219 ps
T693 /workspace/coverage/default/41.sysrst_ctrl_stress_all.1624662447 Feb 25 12:43:28 PM PST 24 Feb 25 12:43:52 PM PST 24 10992863260 ps
T694 /workspace/coverage/default/37.sysrst_ctrl_auto_blk_key_output.2224646351 Feb 25 12:43:19 PM PST 24 Feb 25 12:43:27 PM PST 24 2969606680 ps
T695 /workspace/coverage/default/17.sysrst_ctrl_auto_blk_key_output.1130975835 Feb 25 12:42:38 PM PST 24 Feb 25 12:45:27 PM PST 24 132028539098 ps
T696 /workspace/coverage/default/38.sysrst_ctrl_combo_detect.3819526937 Feb 25 12:43:19 PM PST 24 Feb 25 12:43:58 PM PST 24 58609239260 ps
T697 /workspace/coverage/default/25.sysrst_ctrl_stress_all.3917853453 Feb 25 12:42:57 PM PST 24 Feb 25 12:44:25 PM PST 24 126882884619 ps
T326 /workspace/coverage/default/24.sysrst_ctrl_stress_all.2701623333 Feb 25 12:43:01 PM PST 24 Feb 25 12:56:29 PM PST 24 2407855486477 ps
T224 /workspace/coverage/default/1.sysrst_ctrl_edge_detect.1224061587 Feb 25 12:42:03 PM PST 24 Feb 25 12:42:06 PM PST 24 4948521709 ps
T698 /workspace/coverage/default/34.sysrst_ctrl_stress_all.1559247009 Feb 25 12:43:27 PM PST 24 Feb 25 12:43:32 PM PST 24 7052545688 ps
T699 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.2403181681 Feb 25 12:41:52 PM PST 24 Feb 25 12:41:59 PM PST 24 2271513813 ps
T700 /workspace/coverage/default/20.sysrst_ctrl_pin_override_test.3270878949 Feb 25 12:42:47 PM PST 24 Feb 25 12:43:01 PM PST 24 2519883143 ps
T701 /workspace/coverage/default/9.sysrst_ctrl_auto_blk_key_output.1220840576 Feb 25 12:42:28 PM PST 24 Feb 25 12:42:38 PM PST 24 3652930407 ps
T702 /workspace/coverage/default/5.sysrst_ctrl_pin_access_test.1785312318 Feb 25 12:42:15 PM PST 24 Feb 25 12:42:17 PM PST 24 2105748388 ps
T703 /workspace/coverage/default/5.sysrst_ctrl_pin_override_test.1860495740 Feb 25 12:42:22 PM PST 24 Feb 25 12:42:30 PM PST 24 2509066639 ps
T704 /workspace/coverage/default/37.sysrst_ctrl_edge_detect.2168920617 Feb 25 12:43:17 PM PST 24 Feb 25 12:43:19 PM PST 24 3925903517 ps
T705 /workspace/coverage/default/41.sysrst_ctrl_combo_detect.379362380 Feb 25 12:43:15 PM PST 24 Feb 25 12:45:39 PM PST 24 107387001015 ps
T351 /workspace/coverage/default/31.sysrst_ctrl_combo_detect_with_pre_cond.3875670367 Feb 25 12:43:05 PM PST 24 Feb 25 12:45:02 PM PST 24 181032661929 ps
T706 /workspace/coverage/default/47.sysrst_ctrl_auto_blk_key_output.1038718054 Feb 25 12:43:37 PM PST 24 Feb 25 12:53:35 PM PST 24 440600803066 ps
T707 /workspace/coverage/default/15.sysrst_ctrl_smoke.548183036 Feb 25 12:42:27 PM PST 24 Feb 25 12:42:33 PM PST 24 2109718592 ps
T708 /workspace/coverage/default/38.sysrst_ctrl_edge_detect.1358138849 Feb 25 12:43:22 PM PST 24 Feb 25 12:56:07 PM PST 24 1218119562202 ps
T709 /workspace/coverage/default/5.sysrst_ctrl_stress_all.667723707 Feb 25 12:42:11 PM PST 24 Feb 25 12:42:20 PM PST 24 17627463528 ps
T710 /workspace/coverage/default/17.sysrst_ctrl_combo_detect_with_pre_cond.1400021347 Feb 25 12:42:30 PM PST 24 Feb 25 12:47:43 PM PST 24 121383347183 ps
T711 /workspace/coverage/default/45.sysrst_ctrl_ec_pwr_on_rst.1277474945 Feb 25 12:43:28 PM PST 24 Feb 25 12:43:38 PM PST 24 3503506454 ps
T712 /workspace/coverage/default/42.sysrst_ctrl_auto_blk_key_output.2777543297 Feb 25 12:43:35 PM PST 24 Feb 25 12:43:38 PM PST 24 3488903348 ps
T713 /workspace/coverage/default/21.sysrst_ctrl_in_out_inverted.3924433603 Feb 25 12:42:55 PM PST 24 Feb 25 12:42:57 PM PST 24 2474820836 ps
T74 /workspace/coverage/default/40.sysrst_ctrl_ultra_low_pwr.1321349657 Feb 25 12:43:16 PM PST 24 Feb 25 12:43:20 PM PST 24 6396051279 ps
T714 /workspace/coverage/default/24.sysrst_ctrl_pin_access_test.3406303991 Feb 25 12:42:54 PM PST 24 Feb 25 12:42:56 PM PST 24 2075926219 ps
T715 /workspace/coverage/default/75.sysrst_ctrl_combo_detect_with_pre_cond.582258780 Feb 25 12:43:43 PM PST 24 Feb 25 12:44:21 PM PST 24 28583596930 ps
T716 /workspace/coverage/default/0.sysrst_ctrl_smoke.2786228435 Feb 25 12:41:53 PM PST 24 Feb 25 12:41:56 PM PST 24 2116853864 ps
T225 /workspace/coverage/default/38.sysrst_ctrl_stress_all_with_rand_reset.3760442845 Feb 25 12:43:17 PM PST 24 Feb 25 12:45:05 PM PST 24 46660738035 ps
T717 /workspace/coverage/default/78.sysrst_ctrl_combo_detect_with_pre_cond.594309564 Feb 25 12:43:56 PM PST 24 Feb 25 12:44:05 PM PST 24 27399354181 ps
T718 /workspace/coverage/default/16.sysrst_ctrl_pin_access_test.77189033 Feb 25 12:42:30 PM PST 24 Feb 25 12:42:33 PM PST 24 2073254225 ps
T360 /workspace/coverage/default/18.sysrst_ctrl_combo_detect_with_pre_cond.810619167 Feb 25 12:42:49 PM PST 24 Feb 25 12:43:17 PM PST 24 23844677931 ps
T719 /workspace/coverage/default/31.sysrst_ctrl_auto_blk_key_output.69442009 Feb 25 12:42:56 PM PST 24 Feb 25 12:42:59 PM PST 24 3777718144 ps
T720 /workspace/coverage/default/29.sysrst_ctrl_auto_blk_key_output.1270344897 Feb 25 12:42:57 PM PST 24 Feb 25 12:43:08 PM PST 24 3724307472 ps
T721 /workspace/coverage/default/13.sysrst_ctrl_edge_detect.2890756540 Feb 25 12:42:32 PM PST 24 Feb 25 12:42:45 PM PST 24 5361196020 ps
T722 /workspace/coverage/default/19.sysrst_ctrl_smoke.403264301 Feb 25 12:42:55 PM PST 24 Feb 25 12:42:59 PM PST 24 2120365125 ps
T723 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.2873930060 Feb 25 12:42:54 PM PST 24 Feb 25 12:43:02 PM PST 24 2610805005 ps
T724 /workspace/coverage/default/11.sysrst_ctrl_smoke.150633727 Feb 25 12:42:21 PM PST 24 Feb 25 12:42:23 PM PST 24 2144743634 ps
T725 /workspace/coverage/default/10.sysrst_ctrl_stress_all.4173647413 Feb 25 12:42:28 PM PST 24 Feb 25 12:42:52 PM PST 24 9023076382 ps
T726 /workspace/coverage/default/43.sysrst_ctrl_ultra_low_pwr.2624785875 Feb 25 12:43:15 PM PST 24 Feb 25 12:43:17 PM PST 24 6071092650 ps
T727 /workspace/coverage/default/42.sysrst_ctrl_pin_access_test.4233074778 Feb 25 12:43:45 PM PST 24 Feb 25 12:43:47 PM PST 24 2083020833 ps
T728 /workspace/coverage/default/19.sysrst_ctrl_stress_all.3585591401 Feb 25 12:42:36 PM PST 24 Feb 25 12:43:36 PM PST 24 173493124816 ps
T258 /workspace/coverage/default/3.sysrst_ctrl_sec_cm.166073994 Feb 25 12:42:06 PM PST 24 Feb 25 12:42:58 PM PST 24 42079376910 ps
T199 /workspace/coverage/default/46.sysrst_ctrl_edge_detect.2535737040 Feb 25 12:43:36 PM PST 24 Feb 25 12:43:46 PM PST 24 4238871511 ps
T208 /workspace/coverage/default/18.sysrst_ctrl_edge_detect.3605731414 Feb 25 12:42:40 PM PST 24 Feb 25 12:42:52 PM PST 24 5527944424 ps
T332 /workspace/coverage/default/32.sysrst_ctrl_combo_detect_with_pre_cond.3520622647 Feb 25 12:42:59 PM PST 24 Feb 25 12:44:38 PM PST 24 155644490932 ps
T729 /workspace/coverage/default/48.sysrst_ctrl_smoke.3739071341 Feb 25 12:43:34 PM PST 24 Feb 25 12:43:35 PM PST 24 2132935220 ps
T730 /workspace/coverage/default/49.sysrst_ctrl_smoke.3416560332 Feb 25 12:43:45 PM PST 24 Feb 25 12:43:47 PM PST 24 2133450160 ps
T731 /workspace/coverage/default/48.sysrst_ctrl_combo_detect_with_pre_cond.1824753408 Feb 25 12:43:47 PM PST 24 Feb 25 12:44:06 PM PST 24 27104541679 ps
T347 /workspace/coverage/default/57.sysrst_ctrl_combo_detect_with_pre_cond.4046088895 Feb 25 12:43:43 PM PST 24 Feb 25 12:47:28 PM PST 24 93500660555 ps
T352 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_with_pre_cond.2686992207 Feb 25 12:42:15 PM PST 24 Feb 25 12:42:28 PM PST 24 64913160750 ps
T732 /workspace/coverage/default/21.sysrst_ctrl_smoke.2703966840 Feb 25 12:42:52 PM PST 24 Feb 25 12:42:56 PM PST 24 2112664728 ps
T733 /workspace/coverage/default/17.sysrst_ctrl_pin_override_test.3277773950 Feb 25 12:42:40 PM PST 24 Feb 25 12:42:48 PM PST 24 2512443328 ps
T734 /workspace/coverage/default/12.sysrst_ctrl_alert_test.1226845980 Feb 25 12:42:32 PM PST 24 Feb 25 12:42:33 PM PST 24 2121098347 ps
T735 /workspace/coverage/default/45.sysrst_ctrl_auto_blk_key_output.3471148800 Feb 25 12:43:39 PM PST 24 Feb 25 12:43:42 PM PST 24 3336437172 ps
T346 /workspace/coverage/default/37.sysrst_ctrl_combo_detect_with_pre_cond.359598990 Feb 25 12:43:17 PM PST 24 Feb 25 12:44:55 PM PST 24 68272219581 ps
T736 /workspace/coverage/default/3.sysrst_ctrl_stress_all.1878407587 Feb 25 12:42:25 PM PST 24 Feb 25 12:44:09 PM PST 24 189634456193 ps
T737 /workspace/coverage/default/43.sysrst_ctrl_stress_all.2389212771 Feb 25 12:43:42 PM PST 24 Feb 25 12:44:20 PM PST 24 14458666281 ps
T738 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst.859804800 Feb 25 12:42:15 PM PST 24 Feb 25 12:42:19 PM PST 24 2404068500 ps
T348 /workspace/coverage/default/83.sysrst_ctrl_combo_detect_with_pre_cond.3273350921 Feb 25 12:43:48 PM PST 24 Feb 25 12:45:49 PM PST 24 89665187887 ps
T120 /workspace/coverage/default/9.sysrst_ctrl_ultra_low_pwr.2236622586 Feb 25 12:42:28 PM PST 24 Feb 25 12:42:34 PM PST 24 4844848532 ps
T739 /workspace/coverage/default/38.sysrst_ctrl_ultra_low_pwr.3374576726 Feb 25 12:43:16 PM PST 24 Feb 25 12:43:23 PM PST 24 2745067727 ps
T740 /workspace/coverage/default/39.sysrst_ctrl_in_out_inverted.3515696493 Feb 25 12:43:11 PM PST 24 Feb 25 12:43:15 PM PST 24 2469568765 ps
T741 /workspace/coverage/default/45.sysrst_ctrl_in_out_inverted.1462942807 Feb 25 12:43:31 PM PST 24 Feb 25 12:43:38 PM PST 24 2460918598 ps
T742 /workspace/coverage/default/35.sysrst_ctrl_in_out_inverted.3069068463 Feb 25 12:43:09 PM PST 24 Feb 25 12:43:12 PM PST 24 2474180430 ps
T743 /workspace/coverage/default/23.sysrst_ctrl_ec_pwr_on_rst.4129383474 Feb 25 12:42:43 PM PST 24 Feb 25 12:42:46 PM PST 24 3420196116 ps
T744 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst.1019333853 Feb 25 12:42:15 PM PST 24 Feb 25 12:42:22 PM PST 24 2203863924 ps
T745 /workspace/coverage/default/28.sysrst_ctrl_ec_pwr_on_rst.229285878 Feb 25 12:43:08 PM PST 24 Feb 25 12:43:19 PM PST 24 3844455270 ps
T746 /workspace/coverage/default/48.sysrst_ctrl_pin_override_test.2758640244 Feb 25 12:43:30 PM PST 24 Feb 25 12:43:37 PM PST 24 2508948854 ps
T226 /workspace/coverage/default/43.sysrst_ctrl_edge_detect.3326865801 Feb 25 12:43:22 PM PST 24 Feb 25 12:43:25 PM PST 24 3389721203 ps
T747 /workspace/coverage/default/39.sysrst_ctrl_alert_test.1925598506 Feb 25 12:43:23 PM PST 24 Feb 25 12:43:30 PM PST 24 2011609334 ps
T748 /workspace/coverage/default/19.sysrst_ctrl_combo_detect.3056802238 Feb 25 12:42:43 PM PST 24 Feb 25 12:44:21 PM PST 24 142835630549 ps
T749 /workspace/coverage/default/39.sysrst_ctrl_stress_all.3802313732 Feb 25 12:43:28 PM PST 24 Feb 25 12:43:35 PM PST 24 9144273294 ps
T750 /workspace/coverage/default/49.sysrst_ctrl_ultra_low_pwr.1479292 Feb 25 12:43:54 PM PST 24 Feb 25 12:44:02 PM PST 24 5225352142 ps
T751 /workspace/coverage/default/29.sysrst_ctrl_combo_detect_with_pre_cond.830627397 Feb 25 12:43:00 PM PST 24 Feb 25 12:44:12 PM PST 24 55343462707 ps
T752 /workspace/coverage/default/46.sysrst_ctrl_combo_detect_with_pre_cond.1284467175 Feb 25 12:43:31 PM PST 24 Feb 25 12:43:57 PM PST 24 33893734428 ps
T753 /workspace/coverage/default/19.sysrst_ctrl_alert_test.1752423484 Feb 25 12:42:28 PM PST 24 Feb 25 12:42:32 PM PST 24 2017080651 ps
T754 /workspace/coverage/default/28.sysrst_ctrl_stress_all_with_rand_reset.1080788791 Feb 25 12:43:09 PM PST 24 Feb 25 12:43:45 PM PST 24 118326675701 ps
T755 /workspace/coverage/default/28.sysrst_ctrl_pin_access_test.1543614899 Feb 25 12:43:09 PM PST 24 Feb 25 12:43:16 PM PST 24 2248999133 ps
T756 /workspace/coverage/default/45.sysrst_ctrl_pin_override_test.3611951089 Feb 25 12:43:37 PM PST 24 Feb 25 12:43:40 PM PST 24 2534100680 ps
T757 /workspace/coverage/default/21.sysrst_ctrl_alert_test.1791232133 Feb 25 12:42:46 PM PST 24 Feb 25 12:42:51 PM PST 24 2013806440 ps
T758 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_with_pre_cond.4221532081 Feb 25 12:42:03 PM PST 24 Feb 25 12:42:51 PM PST 24 33840139576 ps
T759 /workspace/coverage/default/42.sysrst_ctrl_stress_all.3982564861 Feb 25 12:43:25 PM PST 24 Feb 25 12:43:58 PM PST 24 14411823186 ps
T760 /workspace/coverage/default/14.sysrst_ctrl_flash_wr_prot_out.3555593659 Feb 25 12:42:28 PM PST 24 Feb 25 12:42:36 PM PST 24 2613320607 ps
T761 /workspace/coverage/default/35.sysrst_ctrl_ec_pwr_on_rst.1169219496 Feb 25 12:43:07 PM PST 24 Feb 25 12:43:17 PM PST 24 3336191406 ps
T762 /workspace/coverage/default/9.sysrst_ctrl_flash_wr_prot_out.2767141661 Feb 25 12:42:23 PM PST 24 Feb 25 12:42:30 PM PST 24 2612480010 ps
T763 /workspace/coverage/default/40.sysrst_ctrl_alert_test.1907891492 Feb 25 12:43:19 PM PST 24 Feb 25 12:43:22 PM PST 24 2020543391 ps
T764 /workspace/coverage/default/8.sysrst_ctrl_pin_access_test.4287603692 Feb 25 12:42:19 PM PST 24 Feb 25 12:42:26 PM PST 24 2213759495 ps
T765 /workspace/coverage/default/14.sysrst_ctrl_auto_blk_key_output.1486608468 Feb 25 12:42:28 PM PST 24 Feb 25 12:42:39 PM PST 24 3542511815 ps
T766 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_with_pre_cond.2844370501 Feb 25 12:42:15 PM PST 24 Feb 25 12:43:36 PM PST 24 56640498152 ps
T118 /workspace/coverage/default/10.sysrst_ctrl_ultra_low_pwr.1114958032 Feb 25 12:42:28 PM PST 24 Feb 25 12:42:31 PM PST 24 7529089746 ps
T767 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.1661538149 Feb 25 12:42:03 PM PST 24 Feb 25 12:42:11 PM PST 24 2613392487 ps
T768 /workspace/coverage/default/1.sysrst_ctrl_ultra_low_pwr.951505470 Feb 25 12:41:49 PM PST 24 Feb 25 12:42:27 PM PST 24 231927820044 ps
T769 /workspace/coverage/default/45.sysrst_ctrl_combo_detect.2475664792 Feb 25 12:43:42 PM PST 24 Feb 25 12:44:43 PM PST 24 87857027342 ps
T770 /workspace/coverage/default/19.sysrst_ctrl_auto_blk_key_output.588467251 Feb 25 12:42:54 PM PST 24 Feb 25 12:42:58 PM PST 24 3343494751 ps
T771 /workspace/coverage/default/28.sysrst_ctrl_alert_test.2206959721 Feb 25 12:43:01 PM PST 24 Feb 25 12:43:04 PM PST 24 2018674880 ps
T772 /workspace/coverage/default/1.sysrst_ctrl_alert_test.779120290 Feb 25 12:41:48 PM PST 24 Feb 25 12:41:54 PM PST 24 2012975481 ps
T773 /workspace/coverage/default/29.sysrst_ctrl_pin_override_test.338585495 Feb 25 12:42:53 PM PST 24 Feb 25 12:43:02 PM PST 24 2511060329 ps
T342 /workspace/coverage/default/58.sysrst_ctrl_combo_detect_with_pre_cond.836901194 Feb 25 12:43:52 PM PST 24 Feb 25 12:47:24 PM PST 24 86139053509 ps
T774 /workspace/coverage/default/32.sysrst_ctrl_edge_detect.926906482 Feb 25 12:43:01 PM PST 24 Feb 25 12:43:12 PM PST 24 4131843326 ps
T775 /workspace/coverage/default/19.sysrst_ctrl_pin_access_test.854409643 Feb 25 12:42:24 PM PST 24 Feb 25 12:42:28 PM PST 24 2213091869 ps
T776 /workspace/coverage/default/21.sysrst_ctrl_combo_detect_with_pre_cond.3372495305 Feb 25 12:42:54 PM PST 24 Feb 25 12:43:06 PM PST 24 59457450868 ps
T777 /workspace/coverage/default/37.sysrst_ctrl_ultra_low_pwr.2296061873 Feb 25 12:43:16 PM PST 24 Feb 25 12:43:38 PM PST 24 250835608729 ps
T778 /workspace/coverage/default/32.sysrst_ctrl_ultra_low_pwr.1736665134 Feb 25 12:43:12 PM PST 24 Feb 25 12:43:14 PM PST 24 7177100136 ps
T779 /workspace/coverage/default/24.sysrst_ctrl_in_out_inverted.2619142138 Feb 25 12:42:43 PM PST 24 Feb 25 12:42:46 PM PST 24 2481601211 ps
T215 /workspace/coverage/default/36.sysrst_ctrl_stress_all.3228202486 Feb 25 12:43:18 PM PST 24 Feb 25 12:43:34 PM PST 24 17381196795 ps
T780 /workspace/coverage/default/0.sysrst_ctrl_flash_wr_prot_out.569430505 Feb 25 12:41:54 PM PST 24 Feb 25 12:42:03 PM PST 24 2610522863 ps
T781 /workspace/coverage/default/93.sysrst_ctrl_combo_detect_with_pre_cond.3969993262 Feb 25 12:43:49 PM PST 24 Feb 25 12:44:59 PM PST 24 27079733072 ps
T782 /workspace/coverage/default/46.sysrst_ctrl_alert_test.733814699 Feb 25 12:43:24 PM PST 24 Feb 25 12:43:30 PM PST 24 2011322495 ps
T783 /workspace/coverage/default/10.sysrst_ctrl_flash_wr_prot_out.4239270023 Feb 25 12:42:28 PM PST 24 Feb 25 12:42:32 PM PST 24 2618681195 ps
T784 /workspace/coverage/default/8.sysrst_ctrl_in_out_inverted.624039746 Feb 25 12:42:37 PM PST 24 Feb 25 12:42:45 PM PST 24 2447590130 ps
T785 /workspace/coverage/default/16.sysrst_ctrl_combo_detect.3896947914 Feb 25 12:42:19 PM PST 24 Feb 25 12:42:38 PM PST 24 93487997310 ps
T279 /workspace/coverage/default/2.sysrst_ctrl_sec_cm.3764526753 Feb 25 12:42:19 PM PST 24 Feb 25 12:42:44 PM PST 24 22033239877 ps
T786 /workspace/coverage/default/14.sysrst_ctrl_ultra_low_pwr.3729295194 Feb 25 12:42:30 PM PST 24 Feb 25 12:42:38 PM PST 24 9343254075 ps
T234 /workspace/coverage/default/15.sysrst_ctrl_combo_detect_with_pre_cond.925082578 Feb 25 12:42:28 PM PST 24 Feb 25 12:45:39 PM PST 24 73583486636 ps
T787 /workspace/coverage/default/15.sysrst_ctrl_alert_test.502143630 Feb 25 12:42:31 PM PST 24 Feb 25 12:42:33 PM PST 24 2032247818 ps
T788 /workspace/coverage/default/24.sysrst_ctrl_flash_wr_prot_out.772594332 Feb 25 12:42:53 PM PST 24 Feb 25 12:43:00 PM PST 24 2610401454 ps
T789 /workspace/coverage/default/15.sysrst_ctrl_ec_pwr_on_rst.3405608823 Feb 25 12:42:15 PM PST 24 Feb 25 12:42:27 PM PST 24 4033354655 ps
T790 /workspace/coverage/default/47.sysrst_ctrl_in_out_inverted.3807509771 Feb 25 12:43:30 PM PST 24 Feb 25 12:43:38 PM PST 24 2456110622 ps
T791 /workspace/coverage/default/18.sysrst_ctrl_smoke.2541216371 Feb 25 12:42:30 PM PST 24 Feb 25 12:42:36 PM PST 24 2108566247 ps
T792 /workspace/coverage/default/44.sysrst_ctrl_alert_test.2126989139 Feb 25 12:43:27 PM PST 24 Feb 25 12:43:33 PM PST 24 2012125034 ps
T793 /workspace/coverage/default/43.sysrst_ctrl_in_out_inverted.3899501000 Feb 25 12:43:29 PM PST 24 Feb 25 12:43:36 PM PST 24 2479464819 ps
T794 /workspace/coverage/default/30.sysrst_ctrl_alert_test.2787185266 Feb 25 12:42:55 PM PST 24 Feb 25 12:43:01 PM PST 24 2011429100 ps
T795 /workspace/coverage/default/40.sysrst_ctrl_edge_detect.567380393 Feb 25 12:43:37 PM PST 24 Feb 25 12:43:40 PM PST 24 4530316859 ps
T796 /workspace/coverage/default/8.sysrst_ctrl_edge_detect.1715805743 Feb 25 12:42:18 PM PST 24 Feb 25 12:42:22 PM PST 24 3399553780 ps
T797 /workspace/coverage/default/43.sysrst_ctrl_ec_pwr_on_rst.1261312913 Feb 25 12:43:34 PM PST 24 Feb 25 12:43:36 PM PST 24 3864010588 ps
T798 /workspace/coverage/default/49.sysrst_ctrl_auto_blk_key_output.3991659444 Feb 25 12:43:51 PM PST 24 Feb 25 12:43:54 PM PST 24 3354846997 ps
T799 /workspace/coverage/default/9.sysrst_ctrl_alert_test.1755936225 Feb 25 12:42:25 PM PST 24 Feb 25 12:42:31 PM PST 24 2011484827 ps
T800 /workspace/coverage/default/42.sysrst_ctrl_ultra_low_pwr.2847354642 Feb 25 12:43:22 PM PST 24 Feb 25 12:43:26 PM PST 24 6646000634 ps
T801 /workspace/coverage/default/47.sysrst_ctrl_ec_pwr_on_rst.3670020002 Feb 25 12:43:20 PM PST 24 Feb 25 12:43:22 PM PST 24 3147170348 ps
T802 /workspace/coverage/default/2.sysrst_ctrl_ec_pwr_on_rst.3044113808 Feb 25 12:42:03 PM PST 24 Feb 25 12:42:08 PM PST 24 2854944742 ps
T803 /workspace/coverage/default/22.sysrst_ctrl_edge_detect.2287824826 Feb 25 12:42:48 PM PST 24 Feb 25 12:42:52 PM PST 24 2554442950 ps
T200 /workspace/coverage/default/34.sysrst_ctrl_edge_detect.789674357 Feb 25 12:43:04 PM PST 24 Feb 25 12:43:17 PM PST 24 4406755687 ps
T280 /workspace/coverage/default/1.sysrst_ctrl_sec_cm.2517503806 Feb 25 12:42:04 PM PST 24 Feb 25 12:42:34 PM PST 24 42095399905 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%