Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.06 99.48 96.51 100.00 99.36 98.93 99.90 92.25


Total test records in report: 914
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T310 /workspace/coverage/default/1.sysrst_ctrl_stress_all_with_rand_reset.2057980115 May 05 02:48:45 PM PDT 24 May 05 02:51:03 PM PDT 24 52790702618 ps
T431 /workspace/coverage/default/42.sysrst_ctrl_stress_all.2099014659 May 05 02:50:37 PM PDT 24 May 05 02:51:22 PM PDT 24 15742511546 ps
T432 /workspace/coverage/default/14.sysrst_ctrl_stress_all.3371082296 May 05 02:49:16 PM PDT 24 May 05 02:49:29 PM PDT 24 16067445386 ps
T76 /workspace/coverage/default/16.sysrst_ctrl_combo_detect_with_pre_cond.2760111551 May 05 02:49:21 PM PDT 24 May 05 02:51:11 PM PDT 24 82366967628 ps
T279 /workspace/coverage/default/3.sysrst_ctrl_stress_all.1226399636 May 05 02:48:55 PM PDT 24 May 05 02:49:04 PM PDT 24 11188429473 ps
T433 /workspace/coverage/default/15.sysrst_ctrl_flash_wr_prot_out.3623564492 May 05 02:49:20 PM PDT 24 May 05 02:49:28 PM PDT 24 2612165685 ps
T434 /workspace/coverage/default/9.sysrst_ctrl_ec_pwr_on_rst.57938552 May 05 02:49:01 PM PDT 24 May 05 02:49:04 PM PDT 24 3479310504 ps
T227 /workspace/coverage/default/34.sysrst_ctrl_combo_detect_with_pre_cond.2921824832 May 05 02:50:26 PM PDT 24 May 05 02:51:25 PM PDT 24 23582477948 ps
T435 /workspace/coverage/default/22.sysrst_ctrl_smoke.3815072285 May 05 02:49:34 PM PDT 24 May 05 02:49:37 PM PDT 24 2134219506 ps
T436 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.3282331362 May 05 02:48:54 PM PDT 24 May 05 02:49:03 PM PDT 24 2503253263 ps
T437 /workspace/coverage/default/44.sysrst_ctrl_ec_pwr_on_rst.4263671899 May 05 02:50:39 PM PDT 24 May 05 02:50:53 PM PDT 24 5055728930 ps
T208 /workspace/coverage/default/36.sysrst_ctrl_stress_all.1600378809 May 05 02:50:32 PM PDT 24 May 05 02:50:45 PM PDT 24 10203368149 ps
T78 /workspace/coverage/default/11.sysrst_ctrl_ultra_low_pwr.518350824 May 05 02:49:05 PM PDT 24 May 05 02:49:10 PM PDT 24 5196025759 ps
T134 /workspace/coverage/default/35.sysrst_ctrl_smoke.2431712704 May 05 02:50:25 PM PDT 24 May 05 02:50:28 PM PDT 24 2134337987 ps
T135 /workspace/coverage/default/88.sysrst_ctrl_combo_detect_with_pre_cond.3857064006 May 05 02:51:16 PM PDT 24 May 05 02:56:34 PM PDT 24 120973834431 ps
T136 /workspace/coverage/default/45.sysrst_ctrl_ec_pwr_on_rst.3773869302 May 05 02:50:38 PM PDT 24 May 05 02:50:40 PM PDT 24 3815513261 ps
T77 /workspace/coverage/default/23.sysrst_ctrl_combo_detect_with_pre_cond.3308199263 May 05 02:49:44 PM PDT 24 May 05 02:50:37 PM PDT 24 39725841519 ps
T137 /workspace/coverage/default/30.sysrst_ctrl_ec_pwr_on_rst.2002994731 May 05 02:49:57 PM PDT 24 May 05 02:50:02 PM PDT 24 3202134125 ps
T138 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst.1822882211 May 05 02:48:47 PM PDT 24 May 05 02:48:55 PM PDT 24 2198789636 ps
T139 /workspace/coverage/default/39.sysrst_ctrl_combo_detect.1579949954 May 05 02:50:31 PM PDT 24 May 05 02:52:27 PM PDT 24 85274452964 ps
T140 /workspace/coverage/default/38.sysrst_ctrl_combo_detect_with_pre_cond.1195227901 May 05 02:50:30 PM PDT 24 May 05 02:51:06 PM PDT 24 27084869683 ps
T141 /workspace/coverage/default/15.sysrst_ctrl_edge_detect.4107236395 May 05 02:49:20 PM PDT 24 May 05 02:49:24 PM PDT 24 4740427141 ps
T183 /workspace/coverage/default/18.sysrst_ctrl_stress_all_with_rand_reset.2803832036 May 05 02:49:24 PM PDT 24 May 05 02:50:13 PM PDT 24 92441030832 ps
T294 /workspace/coverage/default/62.sysrst_ctrl_combo_detect_with_pre_cond.224117594 May 05 02:51:10 PM PDT 24 May 05 02:53:04 PM PDT 24 85400857629 ps
T295 /workspace/coverage/default/41.sysrst_ctrl_stress_all.2209756799 May 05 02:50:32 PM PDT 24 May 05 02:50:36 PM PDT 24 6181840209 ps
T296 /workspace/coverage/default/11.sysrst_ctrl_ec_pwr_on_rst.6347412 May 05 02:49:06 PM PDT 24 May 05 02:49:11 PM PDT 24 3532533004 ps
T297 /workspace/coverage/default/44.sysrst_ctrl_alert_test.3190665747 May 05 02:50:37 PM PDT 24 May 05 02:50:40 PM PDT 24 2027407822 ps
T298 /workspace/coverage/default/40.sysrst_ctrl_pin_override_test.1006750753 May 05 02:50:34 PM PDT 24 May 05 02:50:38 PM PDT 24 2534127428 ps
T299 /workspace/coverage/default/66.sysrst_ctrl_combo_detect_with_pre_cond.1461040833 May 05 02:51:09 PM PDT 24 May 05 02:51:41 PM PDT 24 48166923213 ps
T231 /workspace/coverage/default/42.sysrst_ctrl_combo_detect.2394178765 May 05 02:50:36 PM PDT 24 May 05 02:51:33 PM PDT 24 88568671977 ps
T300 /workspace/coverage/default/16.sysrst_ctrl_flash_wr_prot_out.3164259563 May 05 02:49:22 PM PDT 24 May 05 02:49:24 PM PDT 24 2627020797 ps
T301 /workspace/coverage/default/18.sysrst_ctrl_ec_pwr_on_rst.2282758406 May 05 02:49:23 PM PDT 24 May 05 02:49:35 PM PDT 24 4024570803 ps
T438 /workspace/coverage/default/46.sysrst_ctrl_pin_access_test.2749338935 May 05 02:50:42 PM PDT 24 May 05 02:50:47 PM PDT 24 2237935371 ps
T439 /workspace/coverage/default/43.sysrst_ctrl_ec_pwr_on_rst.423064800 May 05 02:50:36 PM PDT 24 May 05 03:18:30 PM PDT 24 1311182936753 ps
T440 /workspace/coverage/default/24.sysrst_ctrl_flash_wr_prot_out.3305874435 May 05 02:49:47 PM PDT 24 May 05 02:49:50 PM PDT 24 2623348373 ps
T81 /workspace/coverage/default/14.sysrst_ctrl_ultra_low_pwr.3004773464 May 05 02:49:16 PM PDT 24 May 05 02:49:24 PM PDT 24 7415385368 ps
T280 /workspace/coverage/default/2.sysrst_ctrl_edge_detect.3246347400 May 05 02:48:46 PM PDT 24 May 05 02:48:50 PM PDT 24 3552160364 ps
T441 /workspace/coverage/default/46.sysrst_ctrl_smoke.3402730791 May 05 02:50:43 PM PDT 24 May 05 02:50:49 PM PDT 24 2114979796 ps
T442 /workspace/coverage/default/40.sysrst_ctrl_alert_test.2452762683 May 05 02:50:34 PM PDT 24 May 05 02:50:37 PM PDT 24 2035653276 ps
T443 /workspace/coverage/default/3.sysrst_ctrl_ec_pwr_on_rst.3623873344 May 05 02:48:53 PM PDT 24 May 05 02:48:57 PM PDT 24 3713938347 ps
T349 /workspace/coverage/default/7.sysrst_ctrl_combo_detect_with_pre_cond.2879838529 May 05 02:48:56 PM PDT 24 May 05 02:52:07 PM PDT 24 68702496187 ps
T444 /workspace/coverage/default/8.sysrst_ctrl_ultra_low_pwr.3891839252 May 05 02:49:04 PM PDT 24 May 05 02:49:12 PM PDT 24 4507988484 ps
T276 /workspace/coverage/default/41.sysrst_ctrl_stress_all_with_rand_reset.3801582292 May 05 02:50:32 PM PDT 24 May 05 02:51:27 PM PDT 24 23831535976 ps
T445 /workspace/coverage/default/33.sysrst_ctrl_ultra_low_pwr.4273004183 May 05 02:50:27 PM PDT 24 May 05 02:50:35 PM PDT 24 9721563249 ps
T111 /workspace/coverage/default/36.sysrst_ctrl_ultra_low_pwr.3989789873 May 05 02:50:34 PM PDT 24 May 05 02:50:36 PM PDT 24 4430293053 ps
T446 /workspace/coverage/default/24.sysrst_ctrl_in_out_inverted.4051172848 May 05 02:49:43 PM PDT 24 May 05 02:49:49 PM PDT 24 2483667390 ps
T447 /workspace/coverage/default/42.sysrst_ctrl_pin_access_test.3848669000 May 05 02:50:36 PM PDT 24 May 05 02:50:39 PM PDT 24 2226159744 ps
T345 /workspace/coverage/default/60.sysrst_ctrl_combo_detect_with_pre_cond.804895926 May 05 02:51:09 PM PDT 24 May 05 02:52:04 PM PDT 24 39777864670 ps
T448 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_with_pre_cond.2508587282 May 05 02:48:48 PM PDT 24 May 05 02:49:08 PM PDT 24 26358092730 ps
T449 /workspace/coverage/default/17.sysrst_ctrl_pin_access_test.1309031038 May 05 02:49:21 PM PDT 24 May 05 02:49:24 PM PDT 24 2040294742 ps
T357 /workspace/coverage/default/13.sysrst_ctrl_combo_detect.3911408172 May 05 02:49:08 PM PDT 24 May 05 02:53:08 PM PDT 24 89395725209 ps
T450 /workspace/coverage/default/35.sysrst_ctrl_ec_pwr_on_rst.1925593547 May 05 02:50:26 PM PDT 24 May 05 02:50:36 PM PDT 24 3533244033 ps
T451 /workspace/coverage/default/49.sysrst_ctrl_in_out_inverted.770569531 May 05 02:51:03 PM PDT 24 May 05 02:51:12 PM PDT 24 2463511773 ps
T246 /workspace/coverage/default/2.sysrst_ctrl_sec_cm.1377046933 May 05 02:48:54 PM PDT 24 May 05 02:50:48 PM PDT 24 42009008750 ps
T452 /workspace/coverage/default/12.sysrst_ctrl_stress_all.2501681483 May 05 02:49:09 PM PDT 24 May 05 02:55:37 PM PDT 24 151863881114 ps
T156 /workspace/coverage/default/15.sysrst_ctrl_stress_all_with_rand_reset.868678627 May 05 02:49:19 PM PDT 24 May 05 02:49:45 PM PDT 24 22449634734 ps
T453 /workspace/coverage/default/9.sysrst_ctrl_flash_wr_prot_out.3328685329 May 05 02:49:03 PM PDT 24 May 05 02:49:06 PM PDT 24 2626246744 ps
T454 /workspace/coverage/default/10.sysrst_ctrl_flash_wr_prot_out.1532451440 May 05 02:48:58 PM PDT 24 May 05 02:49:01 PM PDT 24 2643328013 ps
T455 /workspace/coverage/default/2.sysrst_ctrl_ec_pwr_on_rst.586473018 May 05 02:48:52 PM PDT 24 May 05 02:48:57 PM PDT 24 3282806168 ps
T456 /workspace/coverage/default/8.sysrst_ctrl_alert_test.1485555460 May 05 02:49:01 PM PDT 24 May 05 02:49:03 PM PDT 24 2052799892 ps
T457 /workspace/coverage/default/24.sysrst_ctrl_pin_access_test.1375316696 May 05 02:49:41 PM PDT 24 May 05 02:49:44 PM PDT 24 2268954499 ps
T157 /workspace/coverage/default/37.sysrst_ctrl_edge_detect.3843835841 May 05 02:50:34 PM PDT 24 May 05 02:50:39 PM PDT 24 2836295138 ps
T458 /workspace/coverage/default/28.sysrst_ctrl_ec_pwr_on_rst.3317973284 May 05 02:49:45 PM PDT 24 May 05 02:49:49 PM PDT 24 3235309133 ps
T459 /workspace/coverage/default/38.sysrst_ctrl_edge_detect.3449088920 May 05 02:50:34 PM PDT 24 May 05 02:50:39 PM PDT 24 2736344058 ps
T460 /workspace/coverage/default/19.sysrst_ctrl_flash_wr_prot_out.1437233127 May 05 02:49:26 PM PDT 24 May 05 02:49:29 PM PDT 24 2620630271 ps
T175 /workspace/coverage/default/21.sysrst_ctrl_edge_detect.4051735417 May 05 02:49:34 PM PDT 24 May 05 02:49:39 PM PDT 24 2982560764 ps
T331 /workspace/coverage/default/24.sysrst_ctrl_combo_detect.451026841 May 05 02:49:40 PM PDT 24 May 05 02:58:00 PM PDT 24 183283312999 ps
T461 /workspace/coverage/default/23.sysrst_ctrl_edge_detect.1308808878 May 05 02:49:44 PM PDT 24 May 05 02:49:50 PM PDT 24 2558276325 ps
T462 /workspace/coverage/default/41.sysrst_ctrl_pin_override_test.4197528305 May 05 02:50:34 PM PDT 24 May 05 02:50:38 PM PDT 24 2535556946 ps
T463 /workspace/coverage/default/0.sysrst_ctrl_ec_pwr_on_rst.1987523124 May 05 02:48:41 PM PDT 24 May 05 02:48:45 PM PDT 24 3035585946 ps
T286 /workspace/coverage/default/48.sysrst_ctrl_pin_override_test.3464915298 May 05 02:51:01 PM PDT 24 May 05 02:51:06 PM PDT 24 2519643118 ps
T464 /workspace/coverage/default/34.sysrst_ctrl_in_out_inverted.3279203982 May 05 02:50:26 PM PDT 24 May 05 02:50:28 PM PDT 24 2513031750 ps
T465 /workspace/coverage/default/44.sysrst_ctrl_in_out_inverted.2223279881 May 05 02:50:38 PM PDT 24 May 05 02:50:40 PM PDT 24 2479112135 ps
T466 /workspace/coverage/default/16.sysrst_ctrl_stress_all.984904459 May 05 02:49:19 PM PDT 24 May 05 02:50:47 PM PDT 24 168229798094 ps
T350 /workspace/coverage/default/86.sysrst_ctrl_combo_detect_with_pre_cond.2073592835 May 05 02:51:09 PM PDT 24 May 05 02:53:24 PM PDT 24 104731202495 ps
T287 /workspace/coverage/default/35.sysrst_ctrl_pin_override_test.933292089 May 05 02:50:23 PM PDT 24 May 05 02:50:30 PM PDT 24 2511622919 ps
T361 /workspace/coverage/default/17.sysrst_ctrl_combo_detect_with_pre_cond.1929976449 May 05 02:49:23 PM PDT 24 May 05 02:50:21 PM PDT 24 99659483882 ps
T467 /workspace/coverage/default/4.sysrst_ctrl_stress_all.2123539969 May 05 02:48:56 PM PDT 24 May 05 02:49:06 PM PDT 24 6356129404 ps
T468 /workspace/coverage/default/21.sysrst_ctrl_combo_detect_with_pre_cond.2977004003 May 05 02:49:34 PM PDT 24 May 05 02:50:00 PM PDT 24 25338246543 ps
T97 /workspace/coverage/default/15.sysrst_ctrl_combo_detect.2013052356 May 05 02:49:19 PM PDT 24 May 05 02:53:31 PM PDT 24 89104922442 ps
T469 /workspace/coverage/default/11.sysrst_ctrl_auto_blk_key_output.1148334399 May 05 02:49:06 PM PDT 24 May 05 02:49:19 PM PDT 24 17823833712 ps
T470 /workspace/coverage/default/85.sysrst_ctrl_combo_detect_with_pre_cond.3105335941 May 05 02:51:15 PM PDT 24 May 05 02:51:34 PM PDT 24 26343837616 ps
T471 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.3026402251 May 05 02:50:03 PM PDT 24 May 05 02:50:08 PM PDT 24 2516378784 ps
T233 /workspace/coverage/default/14.sysrst_ctrl_combo_detect_with_pre_cond.595695397 May 05 02:49:16 PM PDT 24 May 05 02:52:52 PM PDT 24 175349775081 ps
T472 /workspace/coverage/default/21.sysrst_ctrl_smoke.729609538 May 05 02:49:37 PM PDT 24 May 05 02:49:41 PM PDT 24 2112180190 ps
T473 /workspace/coverage/default/12.sysrst_ctrl_ec_pwr_on_rst.3124673962 May 05 02:49:07 PM PDT 24 May 05 02:49:10 PM PDT 24 3112683416 ps
T474 /workspace/coverage/default/7.sysrst_ctrl_smoke.299281611 May 05 02:48:56 PM PDT 24 May 05 02:48:59 PM PDT 24 2137810291 ps
T232 /workspace/coverage/default/32.sysrst_ctrl_stress_all.101877972 May 05 02:49:59 PM PDT 24 May 05 02:55:43 PM PDT 24 143030894898 ps
T289 /workspace/coverage/default/13.sysrst_ctrl_ultra_low_pwr.898402240 May 05 02:49:09 PM PDT 24 May 05 02:49:11 PM PDT 24 3155881128 ps
T475 /workspace/coverage/default/40.sysrst_ctrl_auto_blk_key_output.686540627 May 05 02:50:32 PM PDT 24 May 05 02:50:38 PM PDT 24 3227818614 ps
T476 /workspace/coverage/default/19.sysrst_ctrl_pin_access_test.1478287611 May 05 02:49:22 PM PDT 24 May 05 02:49:28 PM PDT 24 2138658721 ps
T477 /workspace/coverage/default/21.sysrst_ctrl_stress_all.2637548769 May 05 02:49:33 PM PDT 24 May 05 02:49:57 PM PDT 24 14467249072 ps
T343 /workspace/coverage/default/75.sysrst_ctrl_combo_detect_with_pre_cond.684027113 May 05 02:51:14 PM PDT 24 May 05 02:56:50 PM PDT 24 127161978099 ps
T478 /workspace/coverage/default/25.sysrst_ctrl_flash_wr_prot_out.1233888696 May 05 02:49:44 PM PDT 24 May 05 02:49:49 PM PDT 24 2615678398 ps
T479 /workspace/coverage/default/47.sysrst_ctrl_pin_access_test.236616356 May 05 02:50:54 PM PDT 24 May 05 02:50:58 PM PDT 24 2257321050 ps
T480 /workspace/coverage/default/35.sysrst_ctrl_combo_detect.4120727153 May 05 02:50:27 PM PDT 24 May 05 02:52:30 PM PDT 24 219202339259 ps
T348 /workspace/coverage/default/89.sysrst_ctrl_combo_detect_with_pre_cond.2924888202 May 05 02:51:08 PM PDT 24 May 05 02:54:02 PM PDT 24 68255091012 ps
T204 /workspace/coverage/default/33.sysrst_ctrl_stress_all.1012305970 May 05 02:50:23 PM PDT 24 May 05 02:51:08 PM PDT 24 18646853057 ps
T98 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.3862653713 May 05 02:48:47 PM PDT 24 May 05 02:52:17 PM PDT 24 79890366978 ps
T481 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst.3924322876 May 05 02:48:48 PM PDT 24 May 05 02:48:55 PM PDT 24 2174316508 ps
T482 /workspace/coverage/default/43.sysrst_ctrl_ultra_low_pwr.1042804550 May 05 02:50:39 PM PDT 24 May 05 02:50:42 PM PDT 24 12065521500 ps
T483 /workspace/coverage/default/37.sysrst_ctrl_alert_test.1610689043 May 05 02:50:34 PM PDT 24 May 05 02:50:39 PM PDT 24 2018810606 ps
T74 /workspace/coverage/default/1.sysrst_ctrl_feature_disable.3309028522 May 05 02:48:46 PM PDT 24 May 05 02:49:05 PM PDT 24 31474734624 ps
T484 /workspace/coverage/default/39.sysrst_ctrl_pin_override_test.3525296069 May 05 02:50:30 PM PDT 24 May 05 02:50:32 PM PDT 24 2525301296 ps
T288 /workspace/coverage/default/22.sysrst_ctrl_pin_override_test.2879481239 May 05 02:49:42 PM PDT 24 May 05 02:49:44 PM PDT 24 2525411776 ps
T485 /workspace/coverage/default/12.sysrst_ctrl_pin_access_test.2761390835 May 05 02:49:03 PM PDT 24 May 05 02:49:10 PM PDT 24 2149914669 ps
T486 /workspace/coverage/default/39.sysrst_ctrl_flash_wr_prot_out.259272693 May 05 02:50:34 PM PDT 24 May 05 02:50:42 PM PDT 24 2612203214 ps
T217 /workspace/coverage/default/8.sysrst_ctrl_edge_detect.3368327779 May 05 02:49:01 PM PDT 24 May 05 02:49:03 PM PDT 24 4821345593 ps
T487 /workspace/coverage/default/45.sysrst_ctrl_pin_access_test.1516613121 May 05 02:50:39 PM PDT 24 May 05 02:50:42 PM PDT 24 2242894382 ps
T488 /workspace/coverage/default/30.sysrst_ctrl_alert_test.2799215581 May 05 02:49:58 PM PDT 24 May 05 02:50:05 PM PDT 24 2015460802 ps
T158 /workspace/coverage/default/31.sysrst_ctrl_stress_all_with_rand_reset.4018539102 May 05 02:50:00 PM PDT 24 May 05 02:50:45 PM PDT 24 34745916362 ps
T240 /workspace/coverage/default/5.sysrst_ctrl_stress_all_with_rand_reset.1069680680 May 05 02:48:56 PM PDT 24 May 05 02:51:15 PM PDT 24 415424271275 ps
T489 /workspace/coverage/default/43.sysrst_ctrl_alert_test.2234751183 May 05 02:50:39 PM PDT 24 May 05 02:50:42 PM PDT 24 2025856827 ps
T490 /workspace/coverage/default/34.sysrst_ctrl_flash_wr_prot_out.2519994716 May 05 02:50:23 PM PDT 24 May 05 02:50:28 PM PDT 24 2622289538 ps
T491 /workspace/coverage/default/24.sysrst_ctrl_alert_test.650592391 May 05 02:49:42 PM PDT 24 May 05 02:49:49 PM PDT 24 2013106799 ps
T492 /workspace/coverage/default/0.sysrst_ctrl_alert_test.4113686004 May 05 02:48:48 PM PDT 24 May 05 02:48:51 PM PDT 24 2036490401 ps
T344 /workspace/coverage/default/52.sysrst_ctrl_combo_detect_with_pre_cond.2312368035 May 05 02:51:06 PM PDT 24 May 05 02:52:36 PM PDT 24 122196093191 ps
T112 /workspace/coverage/default/45.sysrst_ctrl_ultra_low_pwr.3999254225 May 05 02:50:41 PM PDT 24 May 05 02:50:44 PM PDT 24 6703706085 ps
T493 /workspace/coverage/default/3.sysrst_ctrl_pin_override_test.4160880791 May 05 02:48:53 PM PDT 24 May 05 02:48:56 PM PDT 24 2522157700 ps
T494 /workspace/coverage/default/25.sysrst_ctrl_smoke.3218313758 May 05 02:49:43 PM PDT 24 May 05 02:49:45 PM PDT 24 2134045502 ps
T353 /workspace/coverage/default/22.sysrst_ctrl_combo_detect_with_pre_cond.2663616298 May 05 02:49:43 PM PDT 24 May 05 02:52:10 PM PDT 24 109075733799 ps
T358 /workspace/coverage/default/27.sysrst_ctrl_combo_detect.1845725500 May 05 02:49:50 PM PDT 24 May 05 02:50:29 PM PDT 24 55206850850 ps
T185 /workspace/coverage/default/38.sysrst_ctrl_stress_all.1657988396 May 05 02:50:33 PM PDT 24 May 05 02:50:42 PM PDT 24 12850528814 ps
T364 /workspace/coverage/default/26.sysrst_ctrl_ultra_low_pwr.62817496 May 05 02:49:47 PM PDT 24 May 05 02:50:40 PM PDT 24 607657464960 ps
T333 /workspace/coverage/default/59.sysrst_ctrl_combo_detect_with_pre_cond.3486235524 May 05 02:51:16 PM PDT 24 May 05 02:52:14 PM PDT 24 102036970714 ps
T495 /workspace/coverage/default/26.sysrst_ctrl_ec_pwr_on_rst.3712847409 May 05 02:49:51 PM PDT 24 May 05 02:49:54 PM PDT 24 3644277481 ps
T496 /workspace/coverage/default/69.sysrst_ctrl_combo_detect_with_pre_cond.3175136154 May 05 02:51:16 PM PDT 24 May 05 02:51:41 PM PDT 24 35757262799 ps
T497 /workspace/coverage/default/6.sysrst_ctrl_ultra_low_pwr.4187445977 May 05 02:48:57 PM PDT 24 May 05 02:49:00 PM PDT 24 5156702229 ps
T498 /workspace/coverage/default/21.sysrst_ctrl_in_out_inverted.3989871760 May 05 02:49:43 PM PDT 24 May 05 02:49:52 PM PDT 24 2450176886 ps
T499 /workspace/coverage/default/3.sysrst_ctrl_ultra_low_pwr.590510918 May 05 02:48:50 PM PDT 24 May 05 02:48:56 PM PDT 24 8808019896 ps
T277 /workspace/coverage/default/3.sysrst_ctrl_stress_all_with_rand_reset.2053311461 May 05 02:49:00 PM PDT 24 May 05 02:49:50 PM PDT 24 18155486083 ps
T500 /workspace/coverage/default/13.sysrst_ctrl_stress_all.450987391 May 05 02:49:14 PM PDT 24 May 05 02:49:46 PM PDT 24 12759422876 ps
T501 /workspace/coverage/default/46.sysrst_ctrl_alert_test.3924704467 May 05 02:50:53 PM PDT 24 May 05 02:50:55 PM PDT 24 2025369296 ps
T502 /workspace/coverage/default/34.sysrst_ctrl_pin_override_test.4043501017 May 05 02:50:25 PM PDT 24 May 05 02:50:27 PM PDT 24 2537546953 ps
T503 /workspace/coverage/default/33.sysrst_ctrl_combo_detect_with_pre_cond.2399720528 May 05 02:50:26 PM PDT 24 May 05 02:52:12 PM PDT 24 73507876719 ps
T351 /workspace/coverage/default/5.sysrst_ctrl_combo_detect_with_pre_cond.3034276507 May 05 02:48:55 PM PDT 24 May 05 02:51:13 PM PDT 24 81960154411 ps
T221 /workspace/coverage/default/47.sysrst_ctrl_edge_detect.516122907 May 05 02:50:59 PM PDT 24 May 05 02:51:03 PM PDT 24 5039349866 ps
T504 /workspace/coverage/default/1.sysrst_ctrl_stress_all.1339509592 May 05 02:48:45 PM PDT 24 May 05 02:48:52 PM PDT 24 17516072084 ps
T505 /workspace/coverage/default/42.sysrst_ctrl_flash_wr_prot_out.4120742631 May 05 02:50:34 PM PDT 24 May 05 02:50:42 PM PDT 24 2611782052 ps
T99 /workspace/coverage/default/6.sysrst_ctrl_combo_detect.1772749315 May 05 02:48:54 PM PDT 24 May 05 02:51:53 PM PDT 24 144478467438 ps
T506 /workspace/coverage/default/2.sysrst_ctrl_flash_wr_prot_out.2788549952 May 05 02:48:56 PM PDT 24 May 05 02:49:04 PM PDT 24 2609476658 ps
T507 /workspace/coverage/default/1.sysrst_ctrl_ec_pwr_on_rst.3264627561 May 05 02:48:47 PM PDT 24 May 05 02:48:52 PM PDT 24 4713424381 ps
T226 /workspace/coverage/default/48.sysrst_ctrl_combo_detect_with_pre_cond.4127696550 May 05 02:50:59 PM PDT 24 May 05 02:53:38 PM PDT 24 202769840065 ps
T337 /workspace/coverage/default/80.sysrst_ctrl_combo_detect_with_pre_cond.1429039254 May 05 02:51:11 PM PDT 24 May 05 02:51:53 PM PDT 24 62705257988 ps
T508 /workspace/coverage/default/11.sysrst_ctrl_pin_access_test.783549390 May 05 02:49:04 PM PDT 24 May 05 02:49:12 PM PDT 24 2152000368 ps
T509 /workspace/coverage/default/29.sysrst_ctrl_in_out_inverted.2395657034 May 05 02:49:45 PM PDT 24 May 05 02:49:51 PM PDT 24 2450602272 ps
T202 /workspace/coverage/default/45.sysrst_ctrl_edge_detect.2609708750 May 05 02:50:38 PM PDT 24 May 05 02:50:48 PM PDT 24 4753564428 ps
T510 /workspace/coverage/default/34.sysrst_ctrl_pin_access_test.3694273068 May 05 02:50:26 PM PDT 24 May 05 02:50:33 PM PDT 24 2141095885 ps
T511 /workspace/coverage/default/32.sysrst_ctrl_alert_test.3104162646 May 05 02:50:23 PM PDT 24 May 05 02:50:25 PM PDT 24 2109066523 ps
T512 /workspace/coverage/default/41.sysrst_ctrl_ultra_low_pwr.2496654607 May 05 02:50:36 PM PDT 24 May 05 02:50:42 PM PDT 24 10210436098 ps
T513 /workspace/coverage/default/4.sysrst_ctrl_smoke.1692771543 May 05 02:48:54 PM PDT 24 May 05 02:48:57 PM PDT 24 2132914644 ps
T514 /workspace/coverage/default/32.sysrst_ctrl_auto_blk_key_output.100599352 May 05 02:49:57 PM PDT 24 May 05 02:49:59 PM PDT 24 3856781967 ps
T354 /workspace/coverage/default/25.sysrst_ctrl_combo_detect_with_pre_cond.2835854533 May 05 02:49:43 PM PDT 24 May 05 02:53:34 PM PDT 24 88865943351 ps
T515 /workspace/coverage/default/33.sysrst_ctrl_pin_access_test.2756930556 May 05 02:50:27 PM PDT 24 May 05 02:50:29 PM PDT 24 2173129314 ps
T327 /workspace/coverage/default/84.sysrst_ctrl_combo_detect_with_pre_cond.2770611146 May 05 02:51:09 PM PDT 24 May 05 02:53:00 PM PDT 24 165601645254 ps
T516 /workspace/coverage/default/45.sysrst_ctrl_auto_blk_key_output.18987806 May 05 02:50:37 PM PDT 24 May 05 02:50:43 PM PDT 24 3244160217 ps
T517 /workspace/coverage/default/32.sysrst_ctrl_pin_override_test.2071411381 May 05 02:50:00 PM PDT 24 May 05 02:50:04 PM PDT 24 2518913111 ps
T518 /workspace/coverage/default/31.sysrst_ctrl_combo_detect.3892308371 May 05 02:49:58 PM PDT 24 May 05 02:51:16 PM PDT 24 58003163154 ps
T218 /workspace/coverage/default/37.sysrst_ctrl_stress_all.618292116 May 05 02:50:19 PM PDT 24 May 05 02:55:45 PM PDT 24 127673804758 ps
T519 /workspace/coverage/default/19.sysrst_ctrl_stress_all.385300209 May 05 02:49:22 PM PDT 24 May 05 02:49:28 PM PDT 24 17545019279 ps
T520 /workspace/coverage/default/20.sysrst_ctrl_stress_all.729447860 May 05 02:49:29 PM PDT 24 May 05 02:49:36 PM PDT 24 19299626360 ps
T521 /workspace/coverage/default/28.sysrst_ctrl_pin_override_test.2104720364 May 05 02:49:51 PM PDT 24 May 05 02:49:54 PM PDT 24 2528532087 ps
T522 /workspace/coverage/default/39.sysrst_ctrl_pin_access_test.2547591264 May 05 02:50:28 PM PDT 24 May 05 02:50:31 PM PDT 24 2235338241 ps
T523 /workspace/coverage/default/37.sysrst_ctrl_pin_access_test.2908288280 May 05 02:50:32 PM PDT 24 May 05 02:50:39 PM PDT 24 2048570551 ps
T524 /workspace/coverage/default/38.sysrst_ctrl_pin_override_test.4210201469 May 05 02:50:34 PM PDT 24 May 05 02:50:43 PM PDT 24 2511005193 ps
T525 /workspace/coverage/default/38.sysrst_ctrl_pin_access_test.5647434 May 05 02:50:26 PM PDT 24 May 05 02:50:30 PM PDT 24 2237684109 ps
T526 /workspace/coverage/default/32.sysrst_ctrl_flash_wr_prot_out.3909192509 May 05 02:50:00 PM PDT 24 May 05 02:50:04 PM PDT 24 2629983365 ps
T527 /workspace/coverage/default/11.sysrst_ctrl_in_out_inverted.1783348346 May 05 02:49:07 PM PDT 24 May 05 02:49:10 PM PDT 24 2488743471 ps
T528 /workspace/coverage/default/10.sysrst_ctrl_alert_test.1987852721 May 05 02:49:05 PM PDT 24 May 05 02:49:07 PM PDT 24 2062831088 ps
T529 /workspace/coverage/default/33.sysrst_ctrl_smoke.3485100869 May 05 02:50:24 PM PDT 24 May 05 02:50:28 PM PDT 24 2115997431 ps
T530 /workspace/coverage/default/40.sysrst_ctrl_pin_access_test.1328138383 May 05 02:50:31 PM PDT 24 May 05 02:50:33 PM PDT 24 2063467195 ps
T531 /workspace/coverage/default/48.sysrst_ctrl_smoke.1940455763 May 05 02:51:01 PM PDT 24 May 05 02:51:05 PM PDT 24 2117074772 ps
T532 /workspace/coverage/default/26.sysrst_ctrl_edge_detect.696241464 May 05 02:49:45 PM PDT 24 May 05 02:49:50 PM PDT 24 2982568195 ps
T533 /workspace/coverage/default/31.sysrst_ctrl_ec_pwr_on_rst.2983421984 May 05 02:49:58 PM PDT 24 May 05 02:50:01 PM PDT 24 3888068825 ps
T534 /workspace/coverage/default/40.sysrst_ctrl_in_out_inverted.3093686787 May 05 02:50:34 PM PDT 24 May 05 02:50:38 PM PDT 24 2469562775 ps
T535 /workspace/coverage/default/14.sysrst_ctrl_pin_access_test.2711343335 May 05 02:49:14 PM PDT 24 May 05 02:49:18 PM PDT 24 2173864256 ps
T536 /workspace/coverage/default/33.sysrst_ctrl_ec_pwr_on_rst.1253487223 May 05 02:50:25 PM PDT 24 May 05 02:50:31 PM PDT 24 3240874599 ps
T79 /workspace/coverage/default/40.sysrst_ctrl_stress_all_with_rand_reset.506009804 May 05 02:50:35 PM PDT 24 May 05 02:50:54 PM PDT 24 852665339116 ps
T209 /workspace/coverage/default/23.sysrst_ctrl_flash_wr_prot_out.4288049561 May 05 02:49:43 PM PDT 24 May 05 02:49:51 PM PDT 24 2613318356 ps
T196 /workspace/coverage/default/36.sysrst_ctrl_edge_detect.2587404368 May 05 02:50:27 PM PDT 24 May 05 02:50:39 PM PDT 24 5170228461 ps
T210 /workspace/coverage/default/35.sysrst_ctrl_in_out_inverted.509085473 May 05 02:50:29 PM PDT 24 May 05 02:50:34 PM PDT 24 2459213684 ps
T211 /workspace/coverage/default/22.sysrst_ctrl_ec_pwr_on_rst.3010028239 May 05 02:49:33 PM PDT 24 May 05 02:49:42 PM PDT 24 3550502186 ps
T212 /workspace/coverage/default/48.sysrst_ctrl_alert_test.496916376 May 05 02:51:04 PM PDT 24 May 05 02:51:08 PM PDT 24 2022884783 ps
T213 /workspace/coverage/default/16.sysrst_ctrl_ec_pwr_on_rst.2518822137 May 05 02:49:18 PM PDT 24 May 05 02:49:21 PM PDT 24 2949319718 ps
T214 /workspace/coverage/default/27.sysrst_ctrl_pin_access_test.617148723 May 05 02:49:45 PM PDT 24 May 05 02:49:47 PM PDT 24 2168096892 ps
T215 /workspace/coverage/default/30.sysrst_ctrl_combo_detect_with_pre_cond.156910764 May 05 02:49:59 PM PDT 24 May 05 02:51:07 PM PDT 24 24834534694 ps
T216 /workspace/coverage/default/5.sysrst_ctrl_smoke.3403902220 May 05 02:48:58 PM PDT 24 May 05 02:49:02 PM PDT 24 2119730560 ps
T537 /workspace/coverage/default/0.sysrst_ctrl_stress_all.639696436 May 05 02:48:46 PM PDT 24 May 05 02:48:57 PM PDT 24 13564576652 ps
T538 /workspace/coverage/default/35.sysrst_ctrl_auto_blk_key_output.3552818955 May 05 02:50:24 PM PDT 24 May 05 03:04:21 PM PDT 24 629147699391 ps
T539 /workspace/coverage/default/5.sysrst_ctrl_alert_test.2387276739 May 05 02:48:57 PM PDT 24 May 05 02:49:00 PM PDT 24 2039381825 ps
T540 /workspace/coverage/default/46.sysrst_ctrl_pin_override_test.476938443 May 05 02:50:41 PM PDT 24 May 05 02:50:49 PM PDT 24 2510903635 ps
T541 /workspace/coverage/default/27.sysrst_ctrl_ec_pwr_on_rst.1179212542 May 05 02:49:46 PM PDT 24 May 05 02:49:56 PM PDT 24 3060875572 ps
T542 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.557010198 May 05 02:50:36 PM PDT 24 May 05 02:50:55 PM PDT 24 24604295369 ps
T359 /workspace/coverage/default/44.sysrst_ctrl_combo_detect.3481570063 May 05 02:50:39 PM PDT 24 May 05 02:53:28 PM PDT 24 142532227827 ps
T543 /workspace/coverage/default/83.sysrst_ctrl_combo_detect_with_pre_cond.2712159618 May 05 02:51:08 PM PDT 24 May 05 02:55:13 PM PDT 24 95350739272 ps
T544 /workspace/coverage/default/25.sysrst_ctrl_pin_access_test.81959838 May 05 02:49:43 PM PDT 24 May 05 02:49:45 PM PDT 24 2053785751 ps
T545 /workspace/coverage/default/45.sysrst_ctrl_alert_test.708289146 May 05 02:50:39 PM PDT 24 May 05 02:50:42 PM PDT 24 2036067545 ps
T546 /workspace/coverage/default/13.sysrst_ctrl_flash_wr_prot_out.134554339 May 05 02:49:11 PM PDT 24 May 05 02:49:14 PM PDT 24 2626528173 ps
T547 /workspace/coverage/default/50.sysrst_ctrl_combo_detect_with_pre_cond.111800148 May 05 02:51:04 PM PDT 24 May 05 02:52:19 PM PDT 24 30083113797 ps
T548 /workspace/coverage/default/26.sysrst_ctrl_flash_wr_prot_out.3747956729 May 05 02:49:51 PM PDT 24 May 05 02:50:00 PM PDT 24 2613085263 ps
T549 /workspace/coverage/default/34.sysrst_ctrl_smoke.2293676157 May 05 02:50:25 PM PDT 24 May 05 02:50:31 PM PDT 24 2114747155 ps
T550 /workspace/coverage/default/32.sysrst_ctrl_ec_pwr_on_rst.2112946057 May 05 02:50:00 PM PDT 24 May 05 02:50:06 PM PDT 24 2756563014 ps
T551 /workspace/coverage/default/30.sysrst_ctrl_flash_wr_prot_out.3290169458 May 05 02:49:57 PM PDT 24 May 05 02:50:00 PM PDT 24 2634231256 ps
T552 /workspace/coverage/default/30.sysrst_ctrl_pin_override_test.2700626759 May 05 02:49:49 PM PDT 24 May 05 02:49:56 PM PDT 24 2509344906 ps
T553 /workspace/coverage/default/36.sysrst_ctrl_auto_blk_key_output.4129375824 May 05 02:50:33 PM PDT 24 May 05 02:50:38 PM PDT 24 3618893502 ps
T554 /workspace/coverage/default/30.sysrst_ctrl_smoke.2505097133 May 05 02:49:52 PM PDT 24 May 05 02:49:55 PM PDT 24 2126422767 ps
T555 /workspace/coverage/default/42.sysrst_ctrl_ultra_low_pwr.458111526 May 05 02:50:34 PM PDT 24 May 05 02:50:45 PM PDT 24 11367580746 ps
T556 /workspace/coverage/default/41.sysrst_ctrl_combo_detect_with_pre_cond.509190457 May 05 02:50:37 PM PDT 24 May 05 02:51:15 PM PDT 24 28833969567 ps
T557 /workspace/coverage/default/12.sysrst_ctrl_smoke.3278820349 May 05 02:49:03 PM PDT 24 May 05 02:49:08 PM PDT 24 2114553659 ps
T558 /workspace/coverage/default/19.sysrst_ctrl_in_out_inverted.889311181 May 05 02:49:23 PM PDT 24 May 05 02:49:32 PM PDT 24 2443743405 ps
T559 /workspace/coverage/default/28.sysrst_ctrl_smoke.504389727 May 05 02:49:50 PM PDT 24 May 05 02:49:57 PM PDT 24 2110694721 ps
T356 /workspace/coverage/default/61.sysrst_ctrl_combo_detect_with_pre_cond.489197148 May 05 02:51:09 PM PDT 24 May 05 02:52:32 PM PDT 24 72915787926 ps
T560 /workspace/coverage/default/30.sysrst_ctrl_edge_detect.2188080269 May 05 02:49:59 PM PDT 24 May 05 02:50:06 PM PDT 24 5184639920 ps
T561 /workspace/coverage/default/4.sysrst_ctrl_combo_detect.3957697389 May 05 02:48:58 PM PDT 24 May 05 02:50:06 PM PDT 24 26280067113 ps
T562 /workspace/coverage/default/17.sysrst_ctrl_ultra_low_pwr.1777669519 May 05 02:49:19 PM PDT 24 May 05 02:49:26 PM PDT 24 4147649143 ps
T563 /workspace/coverage/default/14.sysrst_ctrl_ec_pwr_on_rst.2676410229 May 05 02:49:15 PM PDT 24 May 05 02:49:20 PM PDT 24 2904098075 ps
T80 /workspace/coverage/default/8.sysrst_ctrl_stress_all_with_rand_reset.2475534496 May 05 02:49:00 PM PDT 24 May 05 02:50:17 PM PDT 24 31535028107 ps
T564 /workspace/coverage/default/7.sysrst_ctrl_ec_pwr_on_rst.880543743 May 05 02:48:55 PM PDT 24 May 05 02:48:59 PM PDT 24 4268988512 ps
T565 /workspace/coverage/default/43.sysrst_ctrl_combo_detect_with_pre_cond.3108068713 May 05 02:50:36 PM PDT 24 May 05 02:51:41 PM PDT 24 24583115448 ps
T566 /workspace/coverage/default/17.sysrst_ctrl_alert_test.3499976571 May 05 02:49:24 PM PDT 24 May 05 02:49:25 PM PDT 24 2114491991 ps
T567 /workspace/coverage/default/19.sysrst_ctrl_pin_override_test.208541419 May 05 02:49:23 PM PDT 24 May 05 02:49:30 PM PDT 24 2512183393 ps
T568 /workspace/coverage/default/12.sysrst_ctrl_edge_detect.1694267573 May 05 02:49:05 PM PDT 24 May 05 02:49:08 PM PDT 24 3713448729 ps
T569 /workspace/coverage/default/19.sysrst_ctrl_alert_test.4156329375 May 05 02:49:28 PM PDT 24 May 05 02:49:30 PM PDT 24 2027125565 ps
T332 /workspace/coverage/default/25.sysrst_ctrl_combo_detect.2902971240 May 05 02:49:43 PM PDT 24 May 05 02:56:18 PM PDT 24 145151594824 ps
T335 /workspace/coverage/default/10.sysrst_ctrl_stress_all.501433742 May 05 02:49:07 PM PDT 24 May 05 02:49:58 PM PDT 24 162913670848 ps
T570 /workspace/coverage/default/32.sysrst_ctrl_pin_access_test.4197929945 May 05 02:50:00 PM PDT 24 May 05 02:50:07 PM PDT 24 2054709836 ps
T205 /workspace/coverage/default/7.sysrst_ctrl_edge_detect.2941525906 May 05 02:49:04 PM PDT 24 May 05 02:49:13 PM PDT 24 3859237125 ps
T571 /workspace/coverage/default/22.sysrst_ctrl_flash_wr_prot_out.4154638238 May 05 02:49:32 PM PDT 24 May 05 02:49:37 PM PDT 24 2620040819 ps
T572 /workspace/coverage/default/13.sysrst_ctrl_auto_blk_key_output.382536029 May 05 02:49:09 PM PDT 24 May 05 02:49:16 PM PDT 24 3473109736 ps
T573 /workspace/coverage/default/19.sysrst_ctrl_auto_blk_key_output.3244780434 May 05 02:49:22 PM PDT 24 May 05 02:49:27 PM PDT 24 2978400195 ps
T574 /workspace/coverage/default/19.sysrst_ctrl_ec_pwr_on_rst.1772251215 May 05 02:49:21 PM PDT 24 May 05 02:49:33 PM PDT 24 4499703015 ps
T575 /workspace/coverage/default/29.sysrst_ctrl_ec_pwr_on_rst.2485964933 May 05 02:49:48 PM PDT 24 May 05 02:49:49 PM PDT 24 2861130088 ps
T176 /workspace/coverage/default/0.sysrst_ctrl_edge_detect.4022439755 May 05 02:48:45 PM PDT 24 May 05 02:48:56 PM PDT 24 4231064887 ps
T576 /workspace/coverage/default/13.sysrst_ctrl_alert_test.674246931 May 05 02:49:15 PM PDT 24 May 05 02:49:18 PM PDT 24 2048931315 ps
T577 /workspace/coverage/default/43.sysrst_ctrl_pin_access_test.1531045905 May 05 02:50:36 PM PDT 24 May 05 02:50:38 PM PDT 24 2206246498 ps
T578 /workspace/coverage/default/25.sysrst_ctrl_edge_detect.1676339969 May 05 02:49:43 PM PDT 24 May 05 02:49:45 PM PDT 24 2628855748 ps
T579 /workspace/coverage/default/4.sysrst_ctrl_ultra_low_pwr.809057657 May 05 02:48:51 PM PDT 24 May 05 02:48:53 PM PDT 24 4428054389 ps
T580 /workspace/coverage/default/8.sysrst_ctrl_combo_detect.3772309395 May 05 02:49:03 PM PDT 24 May 05 02:54:27 PM PDT 24 129108982241 ps
T581 /workspace/coverage/default/8.sysrst_ctrl_auto_blk_key_output.2424384539 May 05 02:49:00 PM PDT 24 May 05 02:58:03 PM PDT 24 200259485841 ps
T582 /workspace/coverage/default/35.sysrst_ctrl_alert_test.2328575386 May 05 02:50:29 PM PDT 24 May 05 02:50:35 PM PDT 24 2014259465 ps
T583 /workspace/coverage/default/3.sysrst_ctrl_alert_test.470717408 May 05 02:48:57 PM PDT 24 May 05 02:49:00 PM PDT 24 2023248471 ps
T584 /workspace/coverage/default/40.sysrst_ctrl_flash_wr_prot_out.256001219 May 05 02:50:29 PM PDT 24 May 05 02:50:33 PM PDT 24 2615863150 ps
T585 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.2791190997 May 05 02:49:51 PM PDT 24 May 05 02:49:59 PM PDT 24 2607753575 ps
T586 /workspace/coverage/default/41.sysrst_ctrl_pin_access_test.987614566 May 05 02:50:34 PM PDT 24 May 05 02:50:38 PM PDT 24 2234989011 ps
T587 /workspace/coverage/default/27.sysrst_ctrl_smoke.3756823397 May 05 02:49:50 PM PDT 24 May 05 02:49:52 PM PDT 24 2126411497 ps
T241 /workspace/coverage/default/49.sysrst_ctrl_combo_detect.1159396918 May 05 02:51:04 PM PDT 24 May 05 02:52:14 PM PDT 24 53809099257 ps
T588 /workspace/coverage/default/2.sysrst_ctrl_smoke.3594995503 May 05 02:48:41 PM PDT 24 May 05 02:48:46 PM PDT 24 2116249455 ps
T589 /workspace/coverage/default/31.sysrst_ctrl_smoke.1734044896 May 05 02:49:59 PM PDT 24 May 05 02:50:06 PM PDT 24 2112779358 ps
T590 /workspace/coverage/default/38.sysrst_ctrl_smoke.2674608108 May 05 02:50:32 PM PDT 24 May 05 02:50:36 PM PDT 24 2122705761 ps
T166 /workspace/coverage/default/42.sysrst_ctrl_stress_all_with_rand_reset.493411072 May 05 02:50:36 PM PDT 24 May 05 02:52:36 PM PDT 24 46077050310 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%