Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.25 99.42 96.83 100.00 98.72 98.85 99.81 94.08


Total test records in report: 915
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T449 /workspace/coverage/default/30.sysrst_ctrl_pin_access_test.2773797958 May 26 01:10:40 PM PDT 24 May 26 01:10:44 PM PDT 24 2134115093 ps
T450 /workspace/coverage/default/32.sysrst_ctrl_alert_test.2943020977 May 26 01:10:42 PM PDT 24 May 26 01:10:49 PM PDT 24 2013066491 ps
T451 /workspace/coverage/default/7.sysrst_ctrl_ec_pwr_on_rst.1355457569 May 26 01:09:38 PM PDT 24 May 26 01:09:45 PM PDT 24 3140747658 ps
T452 /workspace/coverage/default/13.sysrst_ctrl_combo_detect_with_pre_cond.3062650642 May 26 01:10:08 PM PDT 24 May 26 01:10:30 PM PDT 24 29347393854 ps
T453 /workspace/coverage/default/21.sysrst_ctrl_smoke.139042668 May 26 01:10:18 PM PDT 24 May 26 01:10:23 PM PDT 24 2116744526 ps
T454 /workspace/coverage/default/47.sysrst_ctrl_ultra_low_pwr.2902221892 May 26 01:10:59 PM PDT 24 May 26 01:11:02 PM PDT 24 6860426365 ps
T455 /workspace/coverage/default/38.sysrst_ctrl_stress_all.265044314 May 26 01:10:43 PM PDT 24 May 26 01:11:02 PM PDT 24 6617670878 ps
T364 /workspace/coverage/default/59.sysrst_ctrl_combo_detect_with_pre_cond.445000622 May 26 01:11:14 PM PDT 24 May 26 01:18:46 PM PDT 24 174905608271 ps
T456 /workspace/coverage/default/39.sysrst_ctrl_stress_all.2171215235 May 26 01:10:59 PM PDT 24 May 26 01:11:26 PM PDT 24 13984360843 ps
T183 /workspace/coverage/default/39.sysrst_ctrl_edge_detect.2715651480 May 26 01:10:43 PM PDT 24 May 26 01:10:46 PM PDT 24 4172267977 ps
T157 /workspace/coverage/default/42.sysrst_ctrl_edge_detect.3598079609 May 26 01:11:11 PM PDT 24 May 26 01:11:16 PM PDT 24 3770234210 ps
T457 /workspace/coverage/default/10.sysrst_ctrl_pin_access_test.3799951626 May 26 01:09:52 PM PDT 24 May 26 01:09:55 PM PDT 24 2276598458 ps
T458 /workspace/coverage/default/28.sysrst_ctrl_in_out_inverted.595207691 May 26 01:10:32 PM PDT 24 May 26 01:10:41 PM PDT 24 2457106218 ps
T459 /workspace/coverage/default/38.sysrst_ctrl_in_out_inverted.931070718 May 26 01:10:42 PM PDT 24 May 26 01:10:52 PM PDT 24 2449565908 ps
T460 /workspace/coverage/default/15.sysrst_ctrl_auto_blk_key_output.1600130207 May 26 01:09:52 PM PDT 24 May 26 01:09:59 PM PDT 24 3655916990 ps
T461 /workspace/coverage/default/37.sysrst_ctrl_auto_blk_key_output.1419317254 May 26 01:10:52 PM PDT 24 May 26 01:10:56 PM PDT 24 3808992815 ps
T368 /workspace/coverage/default/86.sysrst_ctrl_combo_detect_with_pre_cond.3147723475 May 26 01:11:42 PM PDT 24 May 26 01:16:32 PM PDT 24 111137165982 ps
T167 /workspace/coverage/default/5.sysrst_ctrl_edge_detect.3261273446 May 26 01:09:50 PM PDT 24 May 26 01:09:54 PM PDT 24 3873325169 ps
T179 /workspace/coverage/default/31.sysrst_ctrl_edge_detect.1775767265 May 26 01:10:31 PM PDT 24 May 26 01:10:41 PM PDT 24 3660461948 ps
T241 /workspace/coverage/default/43.sysrst_ctrl_auto_blk_key_output.1170613917 May 26 01:10:54 PM PDT 24 May 26 01:11:05 PM PDT 24 3249628590 ps
T242 /workspace/coverage/default/17.sysrst_ctrl_combo_detect.2050402032 May 26 01:10:01 PM PDT 24 May 26 01:10:41 PM PDT 24 54981750962 ps
T243 /workspace/coverage/default/80.sysrst_ctrl_combo_detect_with_pre_cond.127999751 May 26 01:11:21 PM PDT 24 May 26 01:13:00 PM PDT 24 149765199184 ps
T244 /workspace/coverage/default/20.sysrst_ctrl_pin_override_test.4147583679 May 26 01:10:13 PM PDT 24 May 26 01:10:16 PM PDT 24 2524665447 ps
T245 /workspace/coverage/default/15.sysrst_ctrl_pin_override_test.1662700988 May 26 01:09:56 PM PDT 24 May 26 01:10:06 PM PDT 24 2508303263 ps
T246 /workspace/coverage/default/0.sysrst_ctrl_ec_pwr_on_rst.1573920972 May 26 01:09:43 PM PDT 24 May 26 01:09:49 PM PDT 24 5510840619 ps
T247 /workspace/coverage/default/26.sysrst_ctrl_stress_all.1966543386 May 26 01:10:37 PM PDT 24 May 26 01:10:55 PM PDT 24 6849192570 ps
T248 /workspace/coverage/default/28.sysrst_ctrl_smoke.3661071420 May 26 01:10:30 PM PDT 24 May 26 01:10:38 PM PDT 24 2108240342 ps
T462 /workspace/coverage/default/12.sysrst_ctrl_flash_wr_prot_out.354152420 May 26 01:09:46 PM PDT 24 May 26 01:09:50 PM PDT 24 2629390973 ps
T463 /workspace/coverage/default/2.sysrst_ctrl_auto_blk_key_output.1260027093 May 26 01:09:29 PM PDT 24 May 26 01:09:36 PM PDT 24 3823712572 ps
T464 /workspace/coverage/default/47.sysrst_ctrl_flash_wr_prot_out.2740342137 May 26 01:11:02 PM PDT 24 May 26 01:11:05 PM PDT 24 2642502786 ps
T465 /workspace/coverage/default/32.sysrst_ctrl_smoke.1272036843 May 26 01:10:36 PM PDT 24 May 26 01:10:38 PM PDT 24 2162968307 ps
T466 /workspace/coverage/default/22.sysrst_ctrl_combo_detect_with_pre_cond.3110366601 May 26 01:10:03 PM PDT 24 May 26 01:10:44 PM PDT 24 26339245880 ps
T467 /workspace/coverage/default/12.sysrst_ctrl_pin_override_test.3273676998 May 26 01:09:50 PM PDT 24 May 26 01:09:53 PM PDT 24 2567892824 ps
T468 /workspace/coverage/default/31.sysrst_ctrl_stress_all.2836594473 May 26 01:10:41 PM PDT 24 May 26 01:10:47 PM PDT 24 8683419660 ps
T469 /workspace/coverage/default/29.sysrst_ctrl_alert_test.829473300 May 26 01:10:39 PM PDT 24 May 26 01:10:45 PM PDT 24 2013071745 ps
T470 /workspace/coverage/default/33.sysrst_ctrl_stress_all.3501302094 May 26 01:10:38 PM PDT 24 May 26 01:11:12 PM PDT 24 12666124624 ps
T342 /workspace/coverage/default/89.sysrst_ctrl_combo_detect_with_pre_cond.3587338413 May 26 01:11:31 PM PDT 24 May 26 01:13:08 PM PDT 24 132965896508 ps
T278 /workspace/coverage/default/2.sysrst_ctrl_sec_cm.3579144915 May 26 01:09:32 PM PDT 24 May 26 01:11:22 PM PDT 24 42012869619 ps
T471 /workspace/coverage/default/19.sysrst_ctrl_auto_blk_key_output.2439756919 May 26 01:10:17 PM PDT 24 May 26 01:10:25 PM PDT 24 3743565302 ps
T472 /workspace/coverage/default/18.sysrst_ctrl_smoke.332988898 May 26 01:10:00 PM PDT 24 May 26 01:10:08 PM PDT 24 2113242317 ps
T473 /workspace/coverage/default/42.sysrst_ctrl_pin_override_test.3348298633 May 26 01:11:12 PM PDT 24 May 26 01:11:16 PM PDT 24 2531417475 ps
T474 /workspace/coverage/default/34.sysrst_ctrl_smoke.3654272094 May 26 01:10:59 PM PDT 24 May 26 01:11:03 PM PDT 24 2123681940 ps
T475 /workspace/coverage/default/16.sysrst_ctrl_combo_detect_with_pre_cond.3019501521 May 26 01:10:05 PM PDT 24 May 26 01:10:45 PM PDT 24 28591218502 ps
T205 /workspace/coverage/default/32.sysrst_ctrl_stress_all_with_rand_reset.3560202148 May 26 01:10:48 PM PDT 24 May 26 01:12:13 PM PDT 24 617568436752 ps
T476 /workspace/coverage/default/40.sysrst_ctrl_ec_pwr_on_rst.893636717 May 26 01:10:42 PM PDT 24 May 26 01:10:48 PM PDT 24 5117629569 ps
T353 /workspace/coverage/default/36.sysrst_ctrl_combo_detect_with_pre_cond.1528779104 May 26 01:10:57 PM PDT 24 May 26 01:13:31 PM PDT 24 61047522838 ps
T347 /workspace/coverage/default/47.sysrst_ctrl_combo_detect.2304757825 May 26 01:10:59 PM PDT 24 May 26 01:12:06 PM PDT 24 100889444746 ps
T348 /workspace/coverage/default/9.sysrst_ctrl_combo_detect.3642109553 May 26 01:09:57 PM PDT 24 May 26 01:13:48 PM PDT 24 89040355776 ps
T477 /workspace/coverage/default/18.sysrst_ctrl_pin_override_test.1335566836 May 26 01:10:07 PM PDT 24 May 26 01:10:11 PM PDT 24 2520856169 ps
T478 /workspace/coverage/default/45.sysrst_ctrl_auto_blk_key_output.4103164202 May 26 01:11:16 PM PDT 24 May 26 01:11:27 PM PDT 24 3297507800 ps
T479 /workspace/coverage/default/22.sysrst_ctrl_smoke.2179624208 May 26 01:10:13 PM PDT 24 May 26 01:10:20 PM PDT 24 2112190544 ps
T480 /workspace/coverage/default/17.sysrst_ctrl_alert_test.908808896 May 26 01:10:09 PM PDT 24 May 26 01:10:16 PM PDT 24 2012670425 ps
T481 /workspace/coverage/default/13.sysrst_ctrl_flash_wr_prot_out.3233493448 May 26 01:09:58 PM PDT 24 May 26 01:10:07 PM PDT 24 2612511015 ps
T310 /workspace/coverage/default/19.sysrst_ctrl_stress_all.1046006137 May 26 01:10:08 PM PDT 24 May 26 01:10:34 PM PDT 24 9085404142 ps
T482 /workspace/coverage/default/49.sysrst_ctrl_smoke.1392209899 May 26 01:11:14 PM PDT 24 May 26 01:11:16 PM PDT 24 2160405761 ps
T483 /workspace/coverage/default/35.sysrst_ctrl_pin_override_test.957407865 May 26 01:10:47 PM PDT 24 May 26 01:10:52 PM PDT 24 2518373257 ps
T484 /workspace/coverage/default/16.sysrst_ctrl_pin_override_test.1787844070 May 26 01:09:56 PM PDT 24 May 26 01:10:00 PM PDT 24 2627260878 ps
T485 /workspace/coverage/default/9.sysrst_ctrl_ec_pwr_on_rst.1501549046 May 26 01:09:43 PM PDT 24 May 26 01:09:51 PM PDT 24 5015925729 ps
T365 /workspace/coverage/default/21.sysrst_ctrl_combo_detect_with_pre_cond.1733724800 May 26 01:10:03 PM PDT 24 May 26 01:10:50 PM PDT 24 67017031854 ps
T106 /workspace/coverage/default/22.sysrst_ctrl_combo_detect.587941537 May 26 01:10:17 PM PDT 24 May 26 01:13:40 PM PDT 24 171724837224 ps
T218 /workspace/coverage/default/25.sysrst_ctrl_edge_detect.441667115 May 26 01:10:23 PM PDT 24 May 26 01:10:27 PM PDT 24 5066082123 ps
T363 /workspace/coverage/default/67.sysrst_ctrl_combo_detect_with_pre_cond.152616883 May 26 01:11:16 PM PDT 24 May 26 01:11:50 PM PDT 24 51376144407 ps
T180 /workspace/coverage/default/43.sysrst_ctrl_stress_all_with_rand_reset.3835966649 May 26 01:10:51 PM PDT 24 May 26 01:12:07 PM PDT 24 60747478336 ps
T486 /workspace/coverage/default/47.sysrst_ctrl_ec_pwr_on_rst.837743757 May 26 01:11:12 PM PDT 24 May 26 01:11:21 PM PDT 24 5900162380 ps
T487 /workspace/coverage/default/39.sysrst_ctrl_combo_detect.3599223909 May 26 01:10:46 PM PDT 24 May 26 01:11:28 PM PDT 24 57190040845 ps
T379 /workspace/coverage/default/8.sysrst_ctrl_stress_all.1167535474 May 26 01:09:49 PM PDT 24 May 26 01:10:25 PM PDT 24 13348258186 ps
T107 /workspace/coverage/default/25.sysrst_ctrl_stress_all.2490696593 May 26 01:10:18 PM PDT 24 May 26 01:10:55 PM PDT 24 51341796587 ps
T91 /workspace/coverage/default/24.sysrst_ctrl_stress_all_with_rand_reset.4039148591 May 26 01:10:19 PM PDT 24 May 26 01:11:32 PM PDT 24 112813954875 ps
T158 /workspace/coverage/default/36.sysrst_ctrl_stress_all.1253510816 May 26 01:10:45 PM PDT 24 May 26 01:11:03 PM PDT 24 11929340630 ps
T159 /workspace/coverage/default/22.sysrst_ctrl_edge_detect.3850608614 May 26 01:10:03 PM PDT 24 May 26 01:10:17 PM PDT 24 3977060919 ps
T160 /workspace/coverage/default/12.sysrst_ctrl_combo_detect_with_pre_cond.3820649019 May 26 01:10:03 PM PDT 24 May 26 01:10:23 PM PDT 24 26356787367 ps
T161 /workspace/coverage/default/32.sysrst_ctrl_in_out_inverted.2438768077 May 26 01:10:49 PM PDT 24 May 26 01:10:58 PM PDT 24 2466042823 ps
T162 /workspace/coverage/default/10.sysrst_ctrl_in_out_inverted.3006987102 May 26 01:09:43 PM PDT 24 May 26 01:09:53 PM PDT 24 2478905038 ps
T163 /workspace/coverage/default/41.sysrst_ctrl_in_out_inverted.1360419158 May 26 01:10:55 PM PDT 24 May 26 01:11:03 PM PDT 24 2456006268 ps
T164 /workspace/coverage/default/47.sysrst_ctrl_pin_override_test.590601609 May 26 01:11:09 PM PDT 24 May 26 01:11:13 PM PDT 24 2512852504 ps
T165 /workspace/coverage/default/47.sysrst_ctrl_stress_all_with_rand_reset.725891991 May 26 01:11:00 PM PDT 24 May 26 01:12:46 PM PDT 24 151332167122 ps
T166 /workspace/coverage/default/39.sysrst_ctrl_pin_override_test.1835628135 May 26 01:11:10 PM PDT 24 May 26 01:11:13 PM PDT 24 2530746288 ps
T488 /workspace/coverage/default/23.sysrst_ctrl_alert_test.1630771146 May 26 01:10:18 PM PDT 24 May 26 01:10:23 PM PDT 24 2021774077 ps
T489 /workspace/coverage/default/7.sysrst_ctrl_pin_override_test.2941359649 May 26 01:09:36 PM PDT 24 May 26 01:09:46 PM PDT 24 2509840115 ps
T490 /workspace/coverage/default/18.sysrst_ctrl_alert_test.3728997390 May 26 01:10:13 PM PDT 24 May 26 01:10:15 PM PDT 24 2036754556 ps
T268 /workspace/coverage/default/11.sysrst_ctrl_stress_all.1617814810 May 26 01:09:59 PM PDT 24 May 26 01:10:30 PM PDT 24 199587934129 ps
T491 /workspace/coverage/default/12.sysrst_ctrl_ec_pwr_on_rst.2080279943 May 26 01:09:48 PM PDT 24 May 26 01:09:53 PM PDT 24 4080470106 ps
T492 /workspace/coverage/default/84.sysrst_ctrl_combo_detect_with_pre_cond.384051520 May 26 01:11:28 PM PDT 24 May 26 01:11:58 PM PDT 24 43603095177 ps
T370 /workspace/coverage/default/15.sysrst_ctrl_combo_detect_with_pre_cond.3648072277 May 26 01:09:52 PM PDT 24 May 26 01:10:30 PM PDT 24 51311301705 ps
T493 /workspace/coverage/default/23.sysrst_ctrl_pin_access_test.4259601306 May 26 01:10:18 PM PDT 24 May 26 01:10:21 PM PDT 24 2148837502 ps
T494 /workspace/coverage/default/43.sysrst_ctrl_pin_access_test.1285019029 May 26 01:10:58 PM PDT 24 May 26 01:11:05 PM PDT 24 2033555004 ps
T495 /workspace/coverage/default/11.sysrst_ctrl_alert_test.551520498 May 26 01:09:58 PM PDT 24 May 26 01:10:03 PM PDT 24 2027411997 ps
T108 /workspace/coverage/default/33.sysrst_ctrl_combo_detect.3883207352 May 26 01:10:32 PM PDT 24 May 26 01:10:54 PM PDT 24 33184409366 ps
T184 /workspace/coverage/default/34.sysrst_ctrl_edge_detect.1885552011 May 26 01:10:43 PM PDT 24 May 26 01:10:49 PM PDT 24 5367653857 ps
T496 /workspace/coverage/default/17.sysrst_ctrl_in_out_inverted.593553689 May 26 01:09:56 PM PDT 24 May 26 01:10:02 PM PDT 24 2467528636 ps
T497 /workspace/coverage/default/7.sysrst_ctrl_smoke.157979978 May 26 01:09:34 PM PDT 24 May 26 01:09:38 PM PDT 24 2164595829 ps
T366 /workspace/coverage/default/47.sysrst_ctrl_combo_detect_with_pre_cond.829767124 May 26 01:11:11 PM PDT 24 May 26 01:15:35 PM PDT 24 99147059075 ps
T498 /workspace/coverage/default/24.sysrst_ctrl_in_out_inverted.2741078528 May 26 01:10:37 PM PDT 24 May 26 01:10:41 PM PDT 24 2488340757 ps
T499 /workspace/coverage/default/39.sysrst_ctrl_combo_detect_with_pre_cond.4144336838 May 26 01:10:44 PM PDT 24 May 26 01:11:27 PM PDT 24 66111478300 ps
T500 /workspace/coverage/default/30.sysrst_ctrl_flash_wr_prot_out.2416961948 May 26 01:10:36 PM PDT 24 May 26 01:10:44 PM PDT 24 2610565654 ps
T501 /workspace/coverage/default/48.sysrst_ctrl_in_out_inverted.2412530800 May 26 01:10:59 PM PDT 24 May 26 01:11:07 PM PDT 24 2454292035 ps
T185 /workspace/coverage/default/2.sysrst_ctrl_stress_all.1956640790 May 26 01:09:43 PM PDT 24 May 26 01:10:13 PM PDT 24 1984984259542 ps
T369 /workspace/coverage/default/83.sysrst_ctrl_combo_detect_with_pre_cond.3049462695 May 26 01:11:27 PM PDT 24 May 26 01:12:22 PM PDT 24 137871968600 ps
T92 /workspace/coverage/default/29.sysrst_ctrl_edge_detect.3104011327 May 26 01:10:32 PM PDT 24 May 26 01:10:37 PM PDT 24 5051574056 ps
T187 /workspace/coverage/default/4.sysrst_ctrl_alert_test.129751789 May 26 01:09:57 PM PDT 24 May 26 01:10:02 PM PDT 24 2019395807 ps
T168 /workspace/coverage/default/11.sysrst_ctrl_edge_detect.3215710146 May 26 01:10:10 PM PDT 24 May 26 01:10:15 PM PDT 24 5495189379 ps
T188 /workspace/coverage/default/6.sysrst_ctrl_auto_blk_key_output.1789146388 May 26 01:09:34 PM PDT 24 May 26 01:09:47 PM PDT 24 3708296216 ps
T189 /workspace/coverage/default/10.sysrst_ctrl_edge_detect.731106628 May 26 01:09:43 PM PDT 24 May 26 01:09:49 PM PDT 24 2853373055 ps
T190 /workspace/coverage/default/0.sysrst_ctrl_stress_all.345019823 May 26 01:09:50 PM PDT 24 May 26 01:10:00 PM PDT 24 6246524359 ps
T191 /workspace/coverage/default/37.sysrst_ctrl_combo_detect.1992679362 May 26 01:10:41 PM PDT 24 May 26 01:11:26 PM PDT 24 73489752199 ps
T192 /workspace/coverage/default/4.sysrst_ctrl_combo_detect.1340193743 May 26 01:09:33 PM PDT 24 May 26 01:10:57 PM PDT 24 125350873870 ps
T193 /workspace/coverage/default/29.sysrst_ctrl_smoke.369682080 May 26 01:10:30 PM PDT 24 May 26 01:10:34 PM PDT 24 2121851375 ps
T194 /workspace/coverage/default/0.sysrst_ctrl_in_out_inverted.65610895 May 26 01:09:46 PM PDT 24 May 26 01:09:54 PM PDT 24 2455028603 ps
T224 /workspace/coverage/default/42.sysrst_ctrl_ec_pwr_on_rst.2386208819 May 26 01:11:10 PM PDT 24 May 26 01:11:17 PM PDT 24 3916628612 ps
T225 /workspace/coverage/default/48.sysrst_ctrl_ultra_low_pwr.4109796435 May 26 01:11:10 PM PDT 24 May 26 01:11:18 PM PDT 24 5834567871 ps
T502 /workspace/coverage/default/41.sysrst_ctrl_pin_override_test.3478498610 May 26 01:10:56 PM PDT 24 May 26 01:11:03 PM PDT 24 2513926757 ps
T503 /workspace/coverage/default/42.sysrst_ctrl_smoke.2672577959 May 26 01:11:00 PM PDT 24 May 26 01:11:07 PM PDT 24 2107817968 ps
T504 /workspace/coverage/default/15.sysrst_ctrl_pin_access_test.2780335701 May 26 01:09:54 PM PDT 24 May 26 01:10:02 PM PDT 24 2121397692 ps
T505 /workspace/coverage/default/39.sysrst_ctrl_in_out_inverted.2916077423 May 26 01:10:44 PM PDT 24 May 26 01:10:48 PM PDT 24 2479602447 ps
T506 /workspace/coverage/default/13.sysrst_ctrl_auto_blk_key_output.928038088 May 26 01:09:54 PM PDT 24 May 26 01:10:05 PM PDT 24 3189974511 ps
T249 /workspace/coverage/default/9.sysrst_ctrl_stress_all_with_rand_reset.416641253 May 26 01:09:45 PM PDT 24 May 26 01:10:34 PM PDT 24 77803004164 ps
T269 /workspace/coverage/default/18.sysrst_ctrl_combo_detect.708628080 May 26 01:10:18 PM PDT 24 May 26 01:14:03 PM PDT 24 81395879195 ps
T507 /workspace/coverage/default/20.sysrst_ctrl_flash_wr_prot_out.1428427631 May 26 01:10:11 PM PDT 24 May 26 01:10:15 PM PDT 24 2635186123 ps
T508 /workspace/coverage/default/3.sysrst_ctrl_edge_detect.2598209874 May 26 01:09:32 PM PDT 24 May 26 01:09:37 PM PDT 24 2984721529 ps
T509 /workspace/coverage/default/15.sysrst_ctrl_ec_pwr_on_rst.411947338 May 26 01:10:01 PM PDT 24 May 26 01:10:03 PM PDT 24 3848483786 ps
T510 /workspace/coverage/default/6.sysrst_ctrl_ultra_low_pwr.2464634247 May 26 01:09:36 PM PDT 24 May 26 01:09:39 PM PDT 24 5394362805 ps
T264 /workspace/coverage/default/29.sysrst_ctrl_stress_all.2381870990 May 26 01:10:45 PM PDT 24 May 26 01:12:42 PM PDT 24 45420653944 ps
T511 /workspace/coverage/default/41.sysrst_ctrl_ec_pwr_on_rst.932183829 May 26 01:10:56 PM PDT 24 May 26 01:11:02 PM PDT 24 2920959280 ps
T512 /workspace/coverage/default/28.sysrst_ctrl_auto_blk_key_output.289037532 May 26 01:10:46 PM PDT 24 May 26 01:17:31 PM PDT 24 158575887819 ps
T207 /workspace/coverage/default/4.sysrst_ctrl_stress_all_with_rand_reset.1798349114 May 26 01:09:54 PM PDT 24 May 26 01:10:12 PM PDT 24 46799557351 ps
T513 /workspace/coverage/default/7.sysrst_ctrl_edge_detect.4011472658 May 26 01:09:39 PM PDT 24 May 26 01:09:53 PM PDT 24 4976647750 ps
T514 /workspace/coverage/default/12.sysrst_ctrl_auto_blk_key_output.3785780962 May 26 01:10:04 PM PDT 24 May 26 01:10:15 PM PDT 24 3578481907 ps
T352 /workspace/coverage/default/46.sysrst_ctrl_combo_detect_with_pre_cond.3170236009 May 26 01:11:17 PM PDT 24 May 26 01:13:19 PM PDT 24 92431237629 ps
T515 /workspace/coverage/default/38.sysrst_ctrl_pin_access_test.3015480198 May 26 01:10:49 PM PDT 24 May 26 01:10:53 PM PDT 24 2177176181 ps
T516 /workspace/coverage/default/77.sysrst_ctrl_combo_detect_with_pre_cond.3381690640 May 26 01:11:14 PM PDT 24 May 26 01:12:00 PM PDT 24 119418729988 ps
T517 /workspace/coverage/default/19.sysrst_ctrl_pin_access_test.1396824035 May 26 01:10:09 PM PDT 24 May 26 01:10:16 PM PDT 24 2172575356 ps
T518 /workspace/coverage/default/58.sysrst_ctrl_combo_detect_with_pre_cond.1214622542 May 26 01:11:15 PM PDT 24 May 26 01:11:42 PM PDT 24 44704260684 ps
T519 /workspace/coverage/default/33.sysrst_ctrl_auto_blk_key_output.256303685 May 26 01:10:41 PM PDT 24 May 26 01:10:45 PM PDT 24 3406718566 ps
T520 /workspace/coverage/default/47.sysrst_ctrl_alert_test.2413057627 May 26 01:11:14 PM PDT 24 May 26 01:11:19 PM PDT 24 2019294611 ps
T279 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.4174515827 May 26 01:09:50 PM PDT 24 May 26 01:10:19 PM PDT 24 42098025811 ps
T349 /workspace/coverage/default/17.sysrst_ctrl_combo_detect_with_pre_cond.2910730733 May 26 01:10:00 PM PDT 24 May 26 01:10:31 PM PDT 24 45655762434 ps
T89 /workspace/coverage/default/34.sysrst_ctrl_ultra_low_pwr.3108480343 May 26 01:10:32 PM PDT 24 May 26 01:10:37 PM PDT 24 9499318393 ps
T521 /workspace/coverage/default/40.sysrst_ctrl_edge_detect.3231058083 May 26 01:10:53 PM PDT 24 May 26 01:10:56 PM PDT 24 2677622995 ps
T522 /workspace/coverage/default/5.sysrst_ctrl_ec_pwr_on_rst.3662655173 May 26 01:10:01 PM PDT 24 May 26 01:10:06 PM PDT 24 4302362130 ps
T523 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst.3327752201 May 26 01:09:41 PM PDT 24 May 26 01:09:48 PM PDT 24 2440887500 ps
T524 /workspace/coverage/default/33.sysrst_ctrl_flash_wr_prot_out.158514665 May 26 01:10:42 PM PDT 24 May 26 01:10:48 PM PDT 24 2620427573 ps
T303 /workspace/coverage/default/11.sysrst_ctrl_stress_all_with_rand_reset.4070992992 May 26 01:10:15 PM PDT 24 May 26 01:10:35 PM PDT 24 27355087168 ps
T265 /workspace/coverage/default/20.sysrst_ctrl_combo_detect.798088288 May 26 01:10:08 PM PDT 24 May 26 01:11:35 PM PDT 24 65836938956 ps
T109 /workspace/coverage/default/7.sysrst_ctrl_stress_all_with_rand_reset.4230345546 May 26 01:09:47 PM PDT 24 May 26 01:13:47 PM PDT 24 89458971227 ps
T117 /workspace/coverage/default/29.sysrst_ctrl_ec_pwr_on_rst.419006470 May 26 01:10:31 PM PDT 24 May 26 01:10:36 PM PDT 24 3736003321 ps
T118 /workspace/coverage/default/19.sysrst_ctrl_combo_detect.367697511 May 26 01:10:09 PM PDT 24 May 26 01:13:08 PM PDT 24 67538539755 ps
T119 /workspace/coverage/default/44.sysrst_ctrl_combo_detect_with_pre_cond.3845370622 May 26 01:11:04 PM PDT 24 May 26 01:11:46 PM PDT 24 64325519173 ps
T120 /workspace/coverage/default/16.sysrst_ctrl_combo_detect.2897668654 May 26 01:10:06 PM PDT 24 May 26 01:13:05 PM PDT 24 66684956547 ps
T121 /workspace/coverage/default/14.sysrst_ctrl_stress_all_with_rand_reset.1169178559 May 26 01:10:11 PM PDT 24 May 26 01:10:47 PM PDT 24 24768643267 ps
T122 /workspace/coverage/default/35.sysrst_ctrl_in_out_inverted.839785967 May 26 01:10:37 PM PDT 24 May 26 01:10:41 PM PDT 24 2469992737 ps
T123 /workspace/coverage/default/16.sysrst_ctrl_in_out_inverted.1247820088 May 26 01:09:53 PM PDT 24 May 26 01:10:02 PM PDT 24 2466223597 ps
T124 /workspace/coverage/default/48.sysrst_ctrl_stress_all_with_rand_reset.1787609553 May 26 01:11:16 PM PDT 24 May 26 01:12:08 PM PDT 24 39302656491 ps
T125 /workspace/coverage/default/71.sysrst_ctrl_combo_detect_with_pre_cond.1832533387 May 26 01:11:32 PM PDT 24 May 26 01:12:20 PM PDT 24 68034752531 ps
T270 /workspace/coverage/default/35.sysrst_ctrl_combo_detect_with_pre_cond.1255673948 May 26 01:10:54 PM PDT 24 May 26 01:15:39 PM PDT 24 128675529858 ps
T525 /workspace/coverage/default/24.sysrst_ctrl_pin_access_test.3092251580 May 26 01:10:21 PM PDT 24 May 26 01:10:25 PM PDT 24 2177405565 ps
T273 /workspace/coverage/default/19.sysrst_ctrl_stress_all_with_rand_reset.1954520240 May 26 01:10:11 PM PDT 24 May 26 01:10:53 PM PDT 24 126285466008 ps
T526 /workspace/coverage/default/46.sysrst_ctrl_smoke.2719333072 May 26 01:11:02 PM PDT 24 May 26 01:11:05 PM PDT 24 2134951137 ps
T527 /workspace/coverage/default/16.sysrst_ctrl_stress_all_with_rand_reset.378730755 May 26 01:10:01 PM PDT 24 May 26 01:10:52 PM PDT 24 36664157224 ps
T528 /workspace/coverage/default/24.sysrst_ctrl_flash_wr_prot_out.4262092926 May 26 01:10:24 PM PDT 24 May 26 01:10:33 PM PDT 24 2615175337 ps
T195 /workspace/coverage/default/43.sysrst_ctrl_edge_detect.3791749805 May 26 01:10:51 PM PDT 24 May 26 01:10:54 PM PDT 24 5242873158 ps
T529 /workspace/coverage/default/23.sysrst_ctrl_ec_pwr_on_rst.1584701871 May 26 01:10:17 PM PDT 24 May 26 01:10:27 PM PDT 24 3017880623 ps
T530 /workspace/coverage/default/23.sysrst_ctrl_smoke.168153588 May 26 01:10:20 PM PDT 24 May 26 01:10:23 PM PDT 24 2144277163 ps
T531 /workspace/coverage/default/36.sysrst_ctrl_ultra_low_pwr.3788216646 May 26 01:10:54 PM PDT 24 May 26 01:10:57 PM PDT 24 5041361510 ps
T266 /workspace/coverage/default/40.sysrst_ctrl_combo_detect.1971991919 May 26 01:10:47 PM PDT 24 May 26 01:12:11 PM PDT 24 127570825226 ps
T532 /workspace/coverage/default/14.sysrst_ctrl_alert_test.3993110181 May 26 01:10:44 PM PDT 24 May 26 01:10:47 PM PDT 24 2042253550 ps
T533 /workspace/coverage/default/54.sysrst_ctrl_combo_detect_with_pre_cond.1617843073 May 26 01:11:14 PM PDT 24 May 26 01:11:57 PM PDT 24 31203007630 ps
T83 /workspace/coverage/default/0.sysrst_ctrl_feature_disable.2526443829 May 26 01:09:51 PM PDT 24 May 26 01:10:43 PM PDT 24 37857400483 ps
T534 /workspace/coverage/default/40.sysrst_ctrl_alert_test.2665095713 May 26 01:10:51 PM PDT 24 May 26 01:10:58 PM PDT 24 2017336748 ps
T535 /workspace/coverage/default/41.sysrst_ctrl_smoke.1903183192 May 26 01:10:49 PM PDT 24 May 26 01:10:56 PM PDT 24 2112292994 ps
T536 /workspace/coverage/default/35.sysrst_ctrl_ultra_low_pwr.42907153 May 26 01:10:42 PM PDT 24 May 26 01:10:47 PM PDT 24 4931929186 ps
T537 /workspace/coverage/default/36.sysrst_ctrl_pin_access_test.3679500448 May 26 01:10:32 PM PDT 24 May 26 01:10:40 PM PDT 24 2065567855 ps
T538 /workspace/coverage/default/21.sysrst_ctrl_stress_all.865123216 May 26 01:10:17 PM PDT 24 May 26 01:10:23 PM PDT 24 6205825868 ps
T539 /workspace/coverage/default/34.sysrst_ctrl_ec_pwr_on_rst.176299314 May 26 01:10:48 PM PDT 24 May 26 01:10:56 PM PDT 24 2997922219 ps
T148 /workspace/coverage/default/5.sysrst_ctrl_ultra_low_pwr.1442645430 May 26 01:09:40 PM PDT 24 May 26 01:09:45 PM PDT 24 8411133222 ps
T540 /workspace/coverage/default/10.sysrst_ctrl_pin_override_test.567401007 May 26 01:09:44 PM PDT 24 May 26 01:09:54 PM PDT 24 2510414331 ps
T541 /workspace/coverage/default/37.sysrst_ctrl_flash_wr_prot_out.1071922991 May 26 01:10:49 PM PDT 24 May 26 01:10:54 PM PDT 24 2616375362 ps
T542 /workspace/coverage/default/31.sysrst_ctrl_alert_test.4051260083 May 26 01:10:38 PM PDT 24 May 26 01:10:40 PM PDT 24 2129478026 ps
T543 /workspace/coverage/default/38.sysrst_ctrl_pin_override_test.912142815 May 26 01:10:55 PM PDT 24 May 26 01:10:58 PM PDT 24 2539767807 ps
T131 /workspace/coverage/default/37.sysrst_ctrl_ultra_low_pwr.224259595 May 26 01:11:10 PM PDT 24 May 26 01:11:14 PM PDT 24 7751890250 ps
T544 /workspace/coverage/default/38.sysrst_ctrl_flash_wr_prot_out.1675542255 May 26 01:10:53 PM PDT 24 May 26 01:10:58 PM PDT 24 2617389576 ps
T361 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_with_pre_cond.124819358 May 26 01:09:29 PM PDT 24 May 26 01:09:47 PM PDT 24 61394935816 ps
T545 /workspace/coverage/default/11.sysrst_ctrl_in_out_inverted.507555453 May 26 01:10:04 PM PDT 24 May 26 01:10:08 PM PDT 24 2473041649 ps
T546 /workspace/coverage/default/20.sysrst_ctrl_auto_blk_key_output.1022934643 May 26 01:10:12 PM PDT 24 May 26 01:10:19 PM PDT 24 3683950506 ps
T547 /workspace/coverage/default/19.sysrst_ctrl_flash_wr_prot_out.2074902359 May 26 01:10:13 PM PDT 24 May 26 01:10:17 PM PDT 24 2623068434 ps
T548 /workspace/coverage/default/28.sysrst_ctrl_alert_test.906978693 May 26 01:10:32 PM PDT 24 May 26 01:10:35 PM PDT 24 2075231119 ps
T549 /workspace/coverage/default/3.sysrst_ctrl_pin_override_test.2937803310 May 26 01:09:46 PM PDT 24 May 26 01:09:49 PM PDT 24 2526462174 ps
T550 /workspace/coverage/default/30.sysrst_ctrl_pin_override_test.3052043299 May 26 01:10:35 PM PDT 24 May 26 01:10:41 PM PDT 24 2512318014 ps
T551 /workspace/coverage/default/0.sysrst_ctrl_pin_override_test.1752808353 May 26 01:09:48 PM PDT 24 May 26 01:09:51 PM PDT 24 2531269243 ps
T552 /workspace/coverage/default/43.sysrst_ctrl_alert_test.706867224 May 26 01:10:50 PM PDT 24 May 26 01:10:53 PM PDT 24 2032251534 ps
T553 /workspace/coverage/default/3.sysrst_ctrl_smoke.3277890890 May 26 01:09:31 PM PDT 24 May 26 01:09:35 PM PDT 24 2137547398 ps
T554 /workspace/coverage/default/35.sysrst_ctrl_auto_blk_key_output.1656804252 May 26 01:10:42 PM PDT 24 May 26 01:10:46 PM PDT 24 3541753092 ps
T555 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_with_pre_cond.3991388598 May 26 01:09:31 PM PDT 24 May 26 01:10:35 PM PDT 24 23078567860 ps
T556 /workspace/coverage/default/39.sysrst_ctrl_flash_wr_prot_out.3827578079 May 26 01:10:46 PM PDT 24 May 26 01:10:49 PM PDT 24 2651733337 ps
T557 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.483152259 May 26 01:11:20 PM PDT 24 May 26 01:11:33 PM PDT 24 24866888235 ps
T558 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.689075335 May 26 01:10:00 PM PDT 24 May 26 01:10:04 PM PDT 24 2334706811 ps
T559 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.1058593361 May 26 01:10:29 PM PDT 24 May 26 01:10:37 PM PDT 24 2511825151 ps
T376 /workspace/coverage/default/20.sysrst_ctrl_combo_detect_with_pre_cond.3015693236 May 26 01:10:21 PM PDT 24 May 26 01:12:04 PM PDT 24 115318607228 ps
T560 /workspace/coverage/default/12.sysrst_ctrl_in_out_inverted.421990697 May 26 01:09:48 PM PDT 24 May 26 01:09:54 PM PDT 24 2462725938 ps
T561 /workspace/coverage/default/42.sysrst_ctrl_stress_all.3020112832 May 26 01:11:05 PM PDT 24 May 26 01:11:17 PM PDT 24 14481757426 ps
T562 /workspace/coverage/default/17.sysrst_ctrl_ec_pwr_on_rst.4220263610 May 26 01:10:00 PM PDT 24 May 26 01:10:04 PM PDT 24 4106720445 ps
T563 /workspace/coverage/default/49.sysrst_ctrl_pin_override_test.1886817596 May 26 01:11:13 PM PDT 24 May 26 01:11:22 PM PDT 24 2513400685 ps
T564 /workspace/coverage/default/48.sysrst_ctrl_pin_access_test.188530346 May 26 01:11:10 PM PDT 24 May 26 01:11:28 PM PDT 24 2162706458 ps
T565 /workspace/coverage/default/34.sysrst_ctrl_pin_override_test.18985195 May 26 01:10:50 PM PDT 24 May 26 01:10:53 PM PDT 24 2529461057 ps
T566 /workspace/coverage/default/2.sysrst_ctrl_in_out_inverted.3280587241 May 26 01:09:29 PM PDT 24 May 26 01:09:33 PM PDT 24 2478968410 ps
T169 /workspace/coverage/default/28.sysrst_ctrl_edge_detect.1002889690 May 26 01:10:53 PM PDT 24 May 26 01:11:04 PM PDT 24 3975354223 ps
T567 /workspace/coverage/default/25.sysrst_ctrl_smoke.1953089247 May 26 01:10:19 PM PDT 24 May 26 01:10:27 PM PDT 24 2113091264 ps
T568 /workspace/coverage/default/35.sysrst_ctrl_alert_test.1742220745 May 26 01:10:53 PM PDT 24 May 26 01:10:55 PM PDT 24 2036572038 ps
T569 /workspace/coverage/default/12.sysrst_ctrl_pin_access_test.183670290 May 26 01:09:43 PM PDT 24 May 26 01:09:50 PM PDT 24 2035444636 ps
T570 /workspace/coverage/default/36.sysrst_ctrl_stress_all_with_rand_reset.2315660631 May 26 01:10:56 PM PDT 24 May 26 01:11:51 PM PDT 24 46318236756 ps
T571 /workspace/coverage/default/31.sysrst_ctrl_pin_access_test.322110977 May 26 01:10:36 PM PDT 24 May 26 01:10:43 PM PDT 24 2059891894 ps
T572 /workspace/coverage/default/17.sysrst_ctrl_stress_all.3570428034 May 26 01:10:17 PM PDT 24 May 26 01:10:23 PM PDT 24 12413232979 ps
T573 /workspace/coverage/default/8.sysrst_ctrl_pin_override_test.4094832317 May 26 01:09:44 PM PDT 24 May 26 01:09:53 PM PDT 24 2510885605 ps
T574 /workspace/coverage/default/22.sysrst_ctrl_pin_override_test.3570139120 May 26 01:10:21 PM PDT 24 May 26 01:10:29 PM PDT 24 2514436970 ps
T308 /workspace/coverage/default/3.sysrst_ctrl_stress_all_with_rand_reset.4285449755 May 26 01:09:36 PM PDT 24 May 26 01:10:03 PM PDT 24 75946049840 ps
T575 /workspace/coverage/default/11.sysrst_ctrl_ec_pwr_on_rst.3345888826 May 26 01:09:44 PM PDT 24 May 26 01:09:48 PM PDT 24 2769674531 ps
T274 /workspace/coverage/default/10.sysrst_ctrl_combo_detect.3280966920 May 26 01:09:50 PM PDT 24 May 26 01:11:08 PM PDT 24 123645452415 ps
T576 /workspace/coverage/default/23.sysrst_ctrl_ultra_low_pwr.1370488490 May 26 01:10:25 PM PDT 24 May 26 01:10:29 PM PDT 24 5133205433 ps
T577 /workspace/coverage/default/45.sysrst_ctrl_alert_test.3540961837 May 26 01:11:02 PM PDT 24 May 26 01:11:05 PM PDT 24 2024537921 ps
T578 /workspace/coverage/default/82.sysrst_ctrl_combo_detect_with_pre_cond.3077351496 May 26 01:11:20 PM PDT 24 May 26 01:16:25 PM PDT 24 115062925707 ps
T579 /workspace/coverage/default/13.sysrst_ctrl_alert_test.2235627255 May 26 01:09:55 PM PDT 24 May 26 01:10:00 PM PDT 24 2019875618 ps
T580 /workspace/coverage/default/31.sysrst_ctrl_smoke.2400315546 May 26 01:10:45 PM PDT 24 May 26 01:10:48 PM PDT 24 2144074885 ps
T581 /workspace/coverage/default/29.sysrst_ctrl_pin_access_test.4195757994 May 26 01:10:38 PM PDT 24 May 26 01:10:43 PM PDT 24 2214339855 ps
T582 /workspace/coverage/default/20.sysrst_ctrl_stress_all.1577841408 May 26 01:10:03 PM PDT 24 May 26 01:10:25 PM PDT 24 9676888881 ps
T362 /workspace/coverage/default/62.sysrst_ctrl_combo_detect_with_pre_cond.3406482638 May 26 01:11:12 PM PDT 24 May 26 01:11:28 PM PDT 24 93528399390 ps
T583 /workspace/coverage/default/21.sysrst_ctrl_pin_override_test.460676553 May 26 01:10:16 PM PDT 24 May 26 01:10:23 PM PDT 24 2513106786 ps
T584 /workspace/coverage/default/40.sysrst_ctrl_stress_all.2811802770 May 26 01:11:03 PM PDT 24 May 26 01:11:09 PM PDT 24 6534256139 ps
T585 /workspace/coverage/default/27.sysrst_ctrl_auto_blk_key_output.332145625 May 26 01:10:35 PM PDT 24 May 26 01:10:39 PM PDT 24 3566073692 ps
T282 /workspace/coverage/default/23.sysrst_ctrl_stress_all_with_rand_reset.3881780182 May 26 01:10:27 PM PDT 24 May 26 01:11:06 PM PDT 24 27876309291 ps
T586 /workspace/coverage/default/41.sysrst_ctrl_auto_blk_key_output.813748400 May 26 01:11:08 PM PDT 24 May 26 01:11:18 PM PDT 24 3542133393 ps
T587 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_with_pre_cond.2307381046 May 26 01:09:31 PM PDT 24 May 26 01:11:06 PM PDT 24 68891082051 ps
T588 /workspace/coverage/default/7.sysrst_ctrl_stress_all.3355257145 May 26 01:10:04 PM PDT 24 May 26 01:10:19 PM PDT 24 8999117907 ps
T589 /workspace/coverage/default/6.sysrst_ctrl_smoke.3286129335 May 26 01:10:02 PM PDT 24 May 26 01:10:06 PM PDT 24 2133725121 ps
T380 /workspace/coverage/default/0.sysrst_ctrl_stress_all_with_rand_reset.4070173835 May 26 01:09:44 PM PDT 24 May 26 01:12:10 PM PDT 24 188937535985 ps
T590 /workspace/coverage/default/27.sysrst_ctrl_smoke.3664492098 May 26 01:10:29 PM PDT 24 May 26 01:10:35 PM PDT 24 2110665360 ps
T591 /workspace/coverage/default/9.sysrst_ctrl_in_out_inverted.2964249619 May 26 01:09:42 PM PDT 24 May 26 01:09:51 PM PDT 24 2482274788 ps
T592 /workspace/coverage/default/3.sysrst_ctrl_pin_access_test.2886566100 May 26 01:10:17 PM PDT 24 May 26 01:10:24 PM PDT 24 2049603808 ps
T196 /workspace/coverage/default/23.sysrst_ctrl_edge_detect.2121339364 May 26 01:10:21 PM PDT 24 May 26 01:10:24 PM PDT 24 4090567158 ps
T593 /workspace/coverage/default/64.sysrst_ctrl_combo_detect_with_pre_cond.3253290711 May 26 01:11:14 PM PDT 24 May 26 01:15:14 PM PDT 24 97480887921 ps
T594 /workspace/coverage/default/22.sysrst_ctrl_ultra_low_pwr.1853968456 May 26 01:10:07 PM PDT 24 May 26 01:10:14 PM PDT 24 5662387069 ps
T595 /workspace/coverage/default/93.sysrst_ctrl_combo_detect_with_pre_cond.3964358929 May 26 01:11:30 PM PDT 24 May 26 01:12:34 PM PDT 24 89882137471 ps
T596 /workspace/coverage/default/29.sysrst_ctrl_in_out_inverted.4195459139 May 26 01:10:39 PM PDT 24 May 26 01:10:44 PM PDT 24 2460758709 ps
T597 /workspace/coverage/default/26.sysrst_ctrl_ec_pwr_on_rst.1795764753 May 26 01:10:20 PM PDT 24 May 26 01:10:31 PM PDT 24 5653645981 ps
T598 /workspace/coverage/default/30.sysrst_ctrl_alert_test.2006386863 May 26 01:10:38 PM PDT 24 May 26 01:10:45 PM PDT 24 2011898454 ps
T599 /workspace/coverage/default/22.sysrst_ctrl_alert_test.1422560261 May 26 01:10:20 PM PDT 24 May 26 01:10:27 PM PDT 24 2013597788 ps
T600 /workspace/coverage/default/2.sysrst_ctrl_pin_access_test.823182829 May 26 01:09:29 PM PDT 24 May 26 01:09:31 PM PDT 24 2142443798 ps
T601 /workspace/coverage/default/41.sysrst_ctrl_alert_test.3322614557 May 26 01:11:02 PM PDT 24 May 26 01:11:06 PM PDT 24 2020854081 ps
T602 /workspace/coverage/default/41.sysrst_ctrl_edge_detect.1016383773 May 26 01:10:50 PM PDT 24 May 26 01:10:58 PM PDT 24 5945533276 ps
T603 /workspace/coverage/default/45.sysrst_ctrl_smoke.3464868958 May 26 01:11:04 PM PDT 24 May 26 01:11:10 PM PDT 24 2112833504 ps
T381 /workspace/coverage/default/41.sysrst_ctrl_stress_all_with_rand_reset.2245680973 May 26 01:11:02 PM PDT 24 May 26 01:11:37 PM PDT 24 24824111020 ps
T604 /workspace/coverage/default/47.sysrst_ctrl_auto_blk_key_output.775554587 May 26 01:10:58 PM PDT 24 May 26 01:11:02 PM PDT 24 3649286187 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%