Group : tb.dut.u_sysrst_ctrl_cov_if::sysrst_ctrl_combo_precondition_det_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : tb.dut.u_sysrst_ctrl_cov_if::sysrst_ctrl_combo_precondition_det_cg
SCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSING
100.00 75.00 1 100 1 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_sysrst_ctrl_cov_0/sysrst_ctrl_cov_if.sv

4 Instances:
NAMESCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
sysrst_ctrl_combo_precondition_det_cg1 66.67 1 100 1 64 64
sysrst_ctrl_combo_precondition_det_cg2 66.67 1 100 1 64 64
sysrst_ctrl_combo_precondition_det_cg3 66.67 1 100 1 64 64
sysrst_ctrl_combo_precondition_det_cg0 100.00 1 100 1 64 64




Group Instance : sysrst_ctrl_combo_precondition_det_cg1
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
66.67 1 100 1 64 64




Summary for Group Instance sysrst_ctrl_combo_precondition_det_cg1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 3 1 2 66.67


Variables for Group Instance sysrst_ctrl_combo_precondition_det_cg1
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_precondition_timer 3 1 2 66.67 100 1 1 0



Group Instance : sysrst_ctrl_combo_precondition_det_cg2
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
66.67 1 100 1 64 64




Summary for Group Instance sysrst_ctrl_combo_precondition_det_cg2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 3 1 2 66.67


Variables for Group Instance sysrst_ctrl_combo_precondition_det_cg2
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_precondition_timer 3 1 2 66.67 100 1 1 0



Group Instance : sysrst_ctrl_combo_precondition_det_cg3
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
66.67 1 100 1 64 64




Summary for Group Instance sysrst_ctrl_combo_precondition_det_cg3

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 3 1 2 66.67


Variables for Group Instance sysrst_ctrl_combo_precondition_det_cg3
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_precondition_timer 3 1 2 66.67 100 1 1 0



Group Instance : sysrst_ctrl_combo_precondition_det_cg0
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance sysrst_ctrl_combo_precondition_det_cg0

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 3 0 3 100.00


Variables for Group Instance sysrst_ctrl_combo_precondition_det_cg0
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_precondition_timer 3 0 3 100.00 100 1 1 0


Summary for Variable cp_precondition_timer

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 1 2 66.67


User Defined Bins for cp_precondition_timer

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
mid_range 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
max_range 4 1 T357 3 T377 1 - -
min_range 327 1 T4 1 T13 1 T27 4


Summary for Variable cp_precondition_timer

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 1 2 66.67


User Defined Bins for cp_precondition_timer

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
max_range 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
mid_range 3 1 T365 3 - - - -
min_range 327 1 T4 1 T13 1 T27 4


Summary for Variable cp_precondition_timer

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 1 2 66.67


User Defined Bins for cp_precondition_timer

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
mid_range 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
max_range 15 1 T13 1 T151 12 T269 1
min_range 314 1 T4 1 T27 4 T48 5


Summary for Variable cp_precondition_timer

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for cp_precondition_timer

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
max_range 23 1 T12 8 T288 9 T90 1
mid_range 6 1 T92 6 - - - -
min_range 302 1 T4 1 T13 1 T27 4

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%