Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts



Module Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[0].u_combo_act

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
99.19 100.00 97.56 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
99.19 100.00 97.56 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
96.15 100.00 92.31 u_sysrst_ctrl_combo


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[1].u_combo_act

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
99.19 100.00 97.56 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
99.19 100.00 97.56 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
96.15 100.00 92.31 u_sysrst_ctrl_combo


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[2].u_combo_act

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
99.19 100.00 97.56 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
99.19 100.00 97.56 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
96.15 100.00 92.31 u_sysrst_ctrl_combo


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[3].u_combo_act

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
99.19 100.00 97.56 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
99.19 100.00 97.56 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
96.15 100.00 92.31 u_sysrst_ctrl_combo


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children

Line Coverage for Module : sysrst_ctrl_comboact
Line No.TotalCoveredPercent
TOTAL2424100.00
CONT_ASSIGN3411100.00
CONT_ASSIGN3511100.00
CONT_ASSIGN3611100.00
CONT_ASSIGN3711100.00
CONT_ASSIGN4111100.00
CONT_ASSIGN4811100.00
CONT_ASSIGN4911100.00
CONT_ASSIGN5211100.00
CONT_ASSIGN5311100.00
CONT_ASSIGN6211100.00
CONT_ASSIGN6311100.00
CONT_ASSIGN7011100.00
CONT_ASSIGN7111100.00
ALWAYS791111100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
34 1 1
35 1 1
36 1 1
37 1 1
41 1 1
48 1 1
49 1 1
52 1 1
53 1 1
62 1 1
63 1 1
70 1 1
71 1 1
79 1 1
80 1 1
81 1 1
82 1 1
83 1 1
84 1 1
86 1 1
87 1 1
88 1 1
89 1 1
90 1 1


Cond Coverage for Module : sysrst_ctrl_comboact
TotalCoveredPercent
Conditions414097.56
Logical414097.56
Non-Logical00
Event00

 LINE       34
 EXPRESSION (cfg_bat_disable_en_i & combo_det_pulse_i)
             ----------1---------   --------2--------
-1--2-StatusTests
01CoveredT1,T5,T2
10CoveredT4,T5,T13
11CoveredT2,T27,T48

 LINE       35
 EXPRESSION (cfg_ec_rst_en_i & combo_det_pulse_i)
             -------1-------   --------2--------
-1--2-StatusTests
01CoveredT5,T2,T27
10CoveredT1,T4,T5
11CoveredT1,T5,T2

 LINE       36
 EXPRESSION (cfg_rst_req_en_i & combo_det_pulse_i)
             --------1-------   --------2--------
-1--2-StatusTests
01CoveredT1,T5,T7
10CoveredT1,T4,T5
11CoveredT1,T5,T2

 LINE       37
 EXPRESSION (cfg_intr_en_i & combo_det_pulse_i)
             ------1------   --------2--------
-1--2-StatusTests
01CoveredT1,T5,T2
10CoveredT1,T4,T13
11CoveredT1,T2,T7

 LINE       41
 EXPRESSION (((~ec_rst_l_i)) & ec_rst_l_det_q)
             -------1-------   -------2------
-1--2-StatusTests
01CoveredT1,T4,T5
10CoveredT1,T4,T5
11CoveredT1,T4,T5

 LINE       48
 EXPRESSION (bat_disable_q | combo_bat_disable_pulse)
             ------1------   -----------2-----------
-1--2-StatusTests
00CoveredT1,T4,T5
01CoveredT2,T27,T48
10CoveredT2,T27,T48

 LINE       52
 EXPRESSION (rst_req_q | combo_ot_pulse)
             ----1----   -------2------
-1--2-StatusTests
00CoveredT1,T4,T5
01CoveredT1,T5,T2
10CoveredT1,T5,T2

 LINE       63
 EXPRESSION ((combo_ec_rst_pulse || ec_rst_l_det_pulse) ? 1'b0 : (timer_expired ? 1'b1 : ec_rst_l_q))
             ---------------------1--------------------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       63
 SUB-EXPRESSION (combo_ec_rst_pulse || ec_rst_l_det_pulse)
                 ---------1--------    ---------2--------
-1--2-StatusTests
00CoveredT1,T4,T5
01CoveredT1,T4,T5
10CoveredT1,T5,T2

 LINE       63
 SUB-EXPRESSION (timer_expired ? 1'b1 : ec_rst_l_q)
                 ------1------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       70
 EXPRESSION ((ec_rst_l_q == 1'b0) && (timer_cnt_q == ec_rst_ctl_i.q))
             ----------1---------    ---------------2---------------
-1--2-StatusTests
01Not Covered
10CoveredT1,T4,T5
11CoveredT1,T4,T5

 LINE       70
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       70
 SUB-EXPRESSION (timer_cnt_q == ec_rst_ctl_i.q)
                ---------------1---------------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       71
 EXPRESSION (timer_expired ? '0 : ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q))
             ------1------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       71
 SUB-EXPRESSION ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q)
                 ----------1---------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       71
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

Branch Coverage for Module : sysrst_ctrl_comboact
Line No.TotalCoveredPercent
Branches 8 8 100.00
TERNARY 63 3 3 100.00
TERNARY 71 3 3 100.00
IF 79 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 63 ((combo_ec_rst_pulse || ec_rst_l_det_pulse)) ? -2-: 63 (timer_expired) ?

Branches:
-1--2-StatusTests
1 - Covered T1,T4,T5
0 1 Covered T1,T4,T5
0 0 Covered T1,T4,T5


LineNo. Expression -1-: 71 (timer_expired) ? -2-: 71 ((ec_rst_l_q == 1'b0)) ?

Branches:
-1--2-StatusTests
1 - Covered T1,T4,T5
0 1 Covered T1,T4,T5
0 0 Covered T1,T4,T5


LineNo. Expression -1-: 79 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T4,T5
0 Covered T1,T4,T5

Line Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[0].u_combo_act
Line No.TotalCoveredPercent
TOTAL2424100.00
CONT_ASSIGN3411100.00
CONT_ASSIGN3511100.00
CONT_ASSIGN3611100.00
CONT_ASSIGN3711100.00
CONT_ASSIGN4111100.00
CONT_ASSIGN4811100.00
CONT_ASSIGN4911100.00
CONT_ASSIGN5211100.00
CONT_ASSIGN5311100.00
CONT_ASSIGN6211100.00
CONT_ASSIGN6311100.00
CONT_ASSIGN7011100.00
CONT_ASSIGN7111100.00
ALWAYS791111100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
34 1 1
35 1 1
36 1 1
37 1 1
41 1 1
48 1 1
49 1 1
52 1 1
53 1 1
62 1 1
63 1 1
70 1 1
71 1 1
79 1 1
80 1 1
81 1 1
82 1 1
83 1 1
84 1 1
86 1 1
87 1 1
88 1 1
89 1 1
90 1 1


Cond Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[0].u_combo_act
TotalCoveredPercent
Conditions414097.56
Logical414097.56
Non-Logical00
Event00

 LINE       34
 EXPRESSION (cfg_bat_disable_en_i & combo_det_pulse_i)
             ----------1---------   --------2--------
-1--2-StatusTests
01CoveredT1,T5,T27
10CoveredT13,T2,T7
11CoveredT2,T7,T31

 LINE       35
 EXPRESSION (cfg_ec_rst_en_i & combo_det_pulse_i)
             -------1-------   --------2--------
-1--2-StatusTests
01CoveredT27,T7,T129
10CoveredT1,T5,T13
11CoveredT1,T5,T2

 LINE       36
 EXPRESSION (cfg_rst_req_en_i & combo_det_pulse_i)
             --------1-------   --------2--------
-1--2-StatusTests
01CoveredT5,T7,T31
10CoveredT1,T4,T2
11CoveredT1,T2,T27

 LINE       37
 EXPRESSION (cfg_intr_en_i & combo_det_pulse_i)
             ------1------   --------2--------
-1--2-StatusTests
01CoveredT5,T27,T7
10CoveredT1,T4,T13
11CoveredT1,T2,T31

 LINE       41
 EXPRESSION (((~ec_rst_l_i)) & ec_rst_l_det_q)
             -------1-------   -------2------
-1--2-StatusTests
01CoveredT1,T4,T5
10CoveredT1,T4,T5
11CoveredT1,T4,T5

 LINE       48
 EXPRESSION (bat_disable_q | combo_bat_disable_pulse)
             ------1------   -----------2-----------
-1--2-StatusTests
00CoveredT1,T4,T5
01CoveredT2,T7,T31
10CoveredT2,T7,T31

 LINE       52
 EXPRESSION (rst_req_q | combo_ot_pulse)
             ----1----   -------2------
-1--2-StatusTests
00CoveredT1,T4,T5
01CoveredT1,T2,T27
10CoveredT1,T2,T27

 LINE       63
 EXPRESSION ((combo_ec_rst_pulse || ec_rst_l_det_pulse) ? 1'b0 : (timer_expired ? 1'b1 : ec_rst_l_q))
             ---------------------1--------------------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       63
 SUB-EXPRESSION (combo_ec_rst_pulse || ec_rst_l_det_pulse)
                 ---------1--------    ---------2--------
-1--2-StatusTests
00CoveredT1,T4,T5
01CoveredT1,T4,T5
10CoveredT1,T5,T2

 LINE       63
 SUB-EXPRESSION (timer_expired ? 1'b1 : ec_rst_l_q)
                 ------1------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       70
 EXPRESSION ((ec_rst_l_q == 1'b0) && (timer_cnt_q == ec_rst_ctl_i.q))
             ----------1---------    ---------------2---------------
-1--2-StatusTests
01Not Covered
10CoveredT1,T4,T5
11CoveredT1,T4,T5

 LINE       70
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       70
 SUB-EXPRESSION (timer_cnt_q == ec_rst_ctl_i.q)
                ---------------1---------------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       71
 EXPRESSION (timer_expired ? '0 : ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q))
             ------1------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       71
 SUB-EXPRESSION ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q)
                 ----------1---------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       71
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

Branch Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[0].u_combo_act
Line No.TotalCoveredPercent
Branches 8 8 100.00
TERNARY 63 3 3 100.00
TERNARY 71 3 3 100.00
IF 79 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 63 ((combo_ec_rst_pulse || ec_rst_l_det_pulse)) ? -2-: 63 (timer_expired) ?

Branches:
-1--2-StatusTests
1 - Covered T1,T4,T5
0 1 Covered T1,T4,T5
0 0 Covered T1,T4,T5


LineNo. Expression -1-: 71 (timer_expired) ? -2-: 71 ((ec_rst_l_q == 1'b0)) ?

Branches:
-1--2-StatusTests
1 - Covered T1,T4,T5
0 1 Covered T1,T4,T5
0 0 Covered T1,T4,T5


LineNo. Expression -1-: 79 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T4,T5
0 Covered T1,T4,T5

Line Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[1].u_combo_act
Line No.TotalCoveredPercent
TOTAL2424100.00
CONT_ASSIGN3411100.00
CONT_ASSIGN3511100.00
CONT_ASSIGN3611100.00
CONT_ASSIGN3711100.00
CONT_ASSIGN4111100.00
CONT_ASSIGN4811100.00
CONT_ASSIGN4911100.00
CONT_ASSIGN5211100.00
CONT_ASSIGN5311100.00
CONT_ASSIGN6211100.00
CONT_ASSIGN6311100.00
CONT_ASSIGN7011100.00
CONT_ASSIGN7111100.00
ALWAYS791111100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
34 1 1
35 1 1
36 1 1
37 1 1
41 1 1
48 1 1
49 1 1
52 1 1
53 1 1
62 1 1
63 1 1
70 1 1
71 1 1
79 1 1
80 1 1
81 1 1
82 1 1
83 1 1
84 1 1
86 1 1
87 1 1
88 1 1
89 1 1
90 1 1


Cond Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[1].u_combo_act
TotalCoveredPercent
Conditions414097.56
Logical414097.56
Non-Logical00
Event00

 LINE       34
 EXPRESSION (cfg_bat_disable_en_i & combo_det_pulse_i)
             ----------1---------   --------2--------
-1--2-StatusTests
01CoveredT5,T2,T52
10CoveredT4,T27,T48
11CoveredT27,T48,T7

 LINE       35
 EXPRESSION (cfg_ec_rst_en_i & combo_det_pulse_i)
             -------1-------   --------2--------
-1--2-StatusTests
01CoveredT5,T2,T48
10CoveredT4,T13,T27
11CoveredT27,T7,T12

 LINE       36
 EXPRESSION (cfg_rst_req_en_i & combo_det_pulse_i)
             --------1-------   --------2--------
-1--2-StatusTests
01CoveredT5,T7,T35
10CoveredT13,T2,T27
11CoveredT2,T27,T48

 LINE       37
 EXPRESSION (cfg_intr_en_i & combo_det_pulse_i)
             ------1------   --------2--------
-1--2-StatusTests
01CoveredT5,T2,T27
10CoveredT4,T49,T81
11CoveredT32,T33,T34

 LINE       41
 EXPRESSION (((~ec_rst_l_i)) & ec_rst_l_det_q)
             -------1-------   -------2------
-1--2-StatusTests
01CoveredT1,T4,T5
10CoveredT1,T4,T5
11CoveredT1,T4,T5

 LINE       48
 EXPRESSION (bat_disable_q | combo_bat_disable_pulse)
             ------1------   -----------2-----------
-1--2-StatusTests
00CoveredT1,T4,T5
01CoveredT27,T48,T7
10CoveredT27,T48,T7

 LINE       52
 EXPRESSION (rst_req_q | combo_ot_pulse)
             ----1----   -------2------
-1--2-StatusTests
00CoveredT1,T4,T5
01CoveredT2,T27,T48
10CoveredT2,T27,T48

 LINE       63
 EXPRESSION ((combo_ec_rst_pulse || ec_rst_l_det_pulse) ? 1'b0 : (timer_expired ? 1'b1 : ec_rst_l_q))
             ---------------------1--------------------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       63
 SUB-EXPRESSION (combo_ec_rst_pulse || ec_rst_l_det_pulse)
                 ---------1--------    ---------2--------
-1--2-StatusTests
00CoveredT1,T4,T5
01CoveredT1,T4,T5
10CoveredT27,T7,T12

 LINE       63
 SUB-EXPRESSION (timer_expired ? 1'b1 : ec_rst_l_q)
                 ------1------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       70
 EXPRESSION ((ec_rst_l_q == 1'b0) && (timer_cnt_q == ec_rst_ctl_i.q))
             ----------1---------    ---------------2---------------
-1--2-StatusTests
01Not Covered
10CoveredT1,T4,T5
11CoveredT1,T4,T5

 LINE       70
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       70
 SUB-EXPRESSION (timer_cnt_q == ec_rst_ctl_i.q)
                ---------------1---------------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       71
 EXPRESSION (timer_expired ? '0 : ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q))
             ------1------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       71
 SUB-EXPRESSION ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q)
                 ----------1---------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       71
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

Branch Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[1].u_combo_act
Line No.TotalCoveredPercent
Branches 8 8 100.00
TERNARY 63 3 3 100.00
TERNARY 71 3 3 100.00
IF 79 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 63 ((combo_ec_rst_pulse || ec_rst_l_det_pulse)) ? -2-: 63 (timer_expired) ?

Branches:
-1--2-StatusTests
1 - Covered T1,T4,T5
0 1 Covered T1,T4,T5
0 0 Covered T1,T4,T5


LineNo. Expression -1-: 71 (timer_expired) ? -2-: 71 ((ec_rst_l_q == 1'b0)) ?

Branches:
-1--2-StatusTests
1 - Covered T1,T4,T5
0 1 Covered T1,T4,T5
0 0 Covered T1,T4,T5


LineNo. Expression -1-: 79 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T4,T5
0 Covered T1,T4,T5

Line Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[2].u_combo_act
Line No.TotalCoveredPercent
TOTAL2424100.00
CONT_ASSIGN3411100.00
CONT_ASSIGN3511100.00
CONT_ASSIGN3611100.00
CONT_ASSIGN3711100.00
CONT_ASSIGN4111100.00
CONT_ASSIGN4811100.00
CONT_ASSIGN4911100.00
CONT_ASSIGN5211100.00
CONT_ASSIGN5311100.00
CONT_ASSIGN6211100.00
CONT_ASSIGN6311100.00
CONT_ASSIGN7011100.00
CONT_ASSIGN7111100.00
ALWAYS791111100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
34 1 1
35 1 1
36 1 1
37 1 1
41 1 1
48 1 1
49 1 1
52 1 1
53 1 1
62 1 1
63 1 1
70 1 1
71 1 1
79 1 1
80 1 1
81 1 1
82 1 1
83 1 1
84 1 1
86 1 1
87 1 1
88 1 1
89 1 1
90 1 1


Cond Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[2].u_combo_act
TotalCoveredPercent
Conditions414097.56
Logical414097.56
Non-Logical00
Event00

 LINE       34
 EXPRESSION (cfg_bat_disable_en_i & combo_det_pulse_i)
             ----------1---------   --------2--------
-1--2-StatusTests
01CoveredT1,T5,T7
10CoveredT13,T2,T48
11CoveredT2,T12,T31

 LINE       35
 EXPRESSION (cfg_ec_rst_en_i & combo_det_pulse_i)
             -------1-------   --------2--------
-1--2-StatusTests
01CoveredT5,T135,T32
10CoveredT1,T4,T2
11CoveredT1,T2,T7

 LINE       36
 EXPRESSION (cfg_rst_req_en_i & combo_det_pulse_i)
             --------1-------   --------2--------
-1--2-StatusTests
01CoveredT1,T12,T103
10CoveredT5,T13,T2
11CoveredT5,T2,T7

 LINE       37
 EXPRESSION (cfg_intr_en_i & combo_det_pulse_i)
             ------1------   --------2--------
-1--2-StatusTests
01CoveredT1,T5,T31
10CoveredT13,T2,T7
11CoveredT2,T7,T12

 LINE       41
 EXPRESSION (((~ec_rst_l_i)) & ec_rst_l_det_q)
             -------1-------   -------2------
-1--2-StatusTests
01CoveredT1,T4,T5
10CoveredT1,T4,T5
11CoveredT1,T4,T5

 LINE       48
 EXPRESSION (bat_disable_q | combo_bat_disable_pulse)
             ------1------   -----------2-----------
-1--2-StatusTests
00CoveredT1,T4,T5
01CoveredT2,T12,T31
10CoveredT2,T12,T31

 LINE       52
 EXPRESSION (rst_req_q | combo_ot_pulse)
             ----1----   -------2------
-1--2-StatusTests
00CoveredT1,T4,T5
01CoveredT5,T2,T7
10CoveredT5,T2,T7

 LINE       63
 EXPRESSION ((combo_ec_rst_pulse || ec_rst_l_det_pulse) ? 1'b0 : (timer_expired ? 1'b1 : ec_rst_l_q))
             ---------------------1--------------------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       63
 SUB-EXPRESSION (combo_ec_rst_pulse || ec_rst_l_det_pulse)
                 ---------1--------    ---------2--------
-1--2-StatusTests
00CoveredT1,T4,T5
01CoveredT1,T4,T5
10CoveredT1,T2,T7

 LINE       63
 SUB-EXPRESSION (timer_expired ? 1'b1 : ec_rst_l_q)
                 ------1------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       70
 EXPRESSION ((ec_rst_l_q == 1'b0) && (timer_cnt_q == ec_rst_ctl_i.q))
             ----------1---------    ---------------2---------------
-1--2-StatusTests
01Not Covered
10CoveredT1,T4,T5
11CoveredT1,T4,T5

 LINE       70
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       70
 SUB-EXPRESSION (timer_cnt_q == ec_rst_ctl_i.q)
                ---------------1---------------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       71
 EXPRESSION (timer_expired ? '0 : ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q))
             ------1------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       71
 SUB-EXPRESSION ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q)
                 ----------1---------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       71
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

Branch Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[2].u_combo_act
Line No.TotalCoveredPercent
Branches 8 8 100.00
TERNARY 63 3 3 100.00
TERNARY 71 3 3 100.00
IF 79 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 63 ((combo_ec_rst_pulse || ec_rst_l_det_pulse)) ? -2-: 63 (timer_expired) ?

Branches:
-1--2-StatusTests
1 - Covered T1,T4,T5
0 1 Covered T1,T4,T5
0 0 Covered T1,T4,T5


LineNo. Expression -1-: 71 (timer_expired) ? -2-: 71 ((ec_rst_l_q == 1'b0)) ?

Branches:
-1--2-StatusTests
1 - Covered T1,T4,T5
0 1 Covered T1,T4,T5
0 0 Covered T1,T4,T5


LineNo. Expression -1-: 79 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T4,T5
0 Covered T1,T4,T5

Line Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[3].u_combo_act
Line No.TotalCoveredPercent
TOTAL2424100.00
CONT_ASSIGN3411100.00
CONT_ASSIGN3511100.00
CONT_ASSIGN3611100.00
CONT_ASSIGN3711100.00
CONT_ASSIGN4111100.00
CONT_ASSIGN4811100.00
CONT_ASSIGN4911100.00
CONT_ASSIGN5211100.00
CONT_ASSIGN5311100.00
CONT_ASSIGN6211100.00
CONT_ASSIGN6311100.00
CONT_ASSIGN7011100.00
CONT_ASSIGN7111100.00
ALWAYS791111100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
34 1 1
35 1 1
36 1 1
37 1 1
41 1 1
48 1 1
49 1 1
52 1 1
53 1 1
62 1 1
63 1 1
70 1 1
71 1 1
79 1 1
80 1 1
81 1 1
82 1 1
83 1 1
84 1 1
86 1 1
87 1 1
88 1 1
89 1 1
90 1 1


Cond Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[3].u_combo_act
TotalCoveredPercent
Conditions414097.56
Logical414097.56
Non-Logical00
Event00

 LINE       34
 EXPRESSION (cfg_bat_disable_en_i & combo_det_pulse_i)
             ----------1---------   --------2--------
-1--2-StatusTests
01CoveredT7,T31,T35
10CoveredT4,T5,T2
11CoveredT2,T52,T12

 LINE       35
 EXPRESSION (cfg_ec_rst_en_i & combo_det_pulse_i)
             -------1-------   --------2--------
-1--2-StatusTests
01CoveredT2,T7,T12
10CoveredT4,T5,T48
11CoveredT52,T31,T35

 LINE       36
 EXPRESSION (cfg_rst_req_en_i & combo_det_pulse_i)
             --------1-------   --------2--------
-1--2-StatusTests
01CoveredT130,T103,T33
10CoveredT4,T5,T2
11CoveredT2,T7,T52

 LINE       37
 EXPRESSION (cfg_intr_en_i & combo_det_pulse_i)
             ------1------   --------2--------
-1--2-StatusTests
01CoveredT7,T52,T12
10CoveredT13,T2,T48
11CoveredT2,T31,T35

 LINE       41
 EXPRESSION (((~ec_rst_l_i)) & ec_rst_l_det_q)
             -------1-------   -------2------
-1--2-StatusTests
01CoveredT1,T4,T5
10CoveredT1,T4,T5
11CoveredT1,T4,T5

 LINE       48
 EXPRESSION (bat_disable_q | combo_bat_disable_pulse)
             ------1------   -----------2-----------
-1--2-StatusTests
00CoveredT1,T4,T5
01CoveredT2,T52,T12
10CoveredT2,T52,T12

 LINE       52
 EXPRESSION (rst_req_q | combo_ot_pulse)
             ----1----   -------2------
-1--2-StatusTests
00CoveredT1,T4,T5
01CoveredT2,T7,T52
10CoveredT2,T7,T52

 LINE       63
 EXPRESSION ((combo_ec_rst_pulse || ec_rst_l_det_pulse) ? 1'b0 : (timer_expired ? 1'b1 : ec_rst_l_q))
             ---------------------1--------------------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       63
 SUB-EXPRESSION (combo_ec_rst_pulse || ec_rst_l_det_pulse)
                 ---------1--------    ---------2--------
-1--2-StatusTests
00CoveredT1,T4,T5
01CoveredT1,T4,T5
10CoveredT52,T31,T35

 LINE       63
 SUB-EXPRESSION (timer_expired ? 1'b1 : ec_rst_l_q)
                 ------1------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       70
 EXPRESSION ((ec_rst_l_q == 1'b0) && (timer_cnt_q == ec_rst_ctl_i.q))
             ----------1---------    ---------------2---------------
-1--2-StatusTests
01Not Covered
10CoveredT1,T4,T5
11CoveredT1,T4,T5

 LINE       70
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       70
 SUB-EXPRESSION (timer_cnt_q == ec_rst_ctl_i.q)
                ---------------1---------------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       71
 EXPRESSION (timer_expired ? '0 : ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q))
             ------1------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       71
 SUB-EXPRESSION ((ec_rst_l_q == 1'b0) ? ((timer_cnt_q + 1'b1)) : timer_cnt_q)
                 ----------1---------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

 LINE       71
 SUB-EXPRESSION (ec_rst_l_q == 1'b0)
                ----------1---------
-1-StatusTests
0CoveredT1,T4,T5
1CoveredT1,T4,T5

Branch Coverage for Instance : tb.dut.u_sysrst_ctrl_combo.gen_combo_trigger[3].u_combo_act
Line No.TotalCoveredPercent
Branches 8 8 100.00
TERNARY 63 3 3 100.00
TERNARY 71 3 3 100.00
IF 79 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_comboact.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 63 ((combo_ec_rst_pulse || ec_rst_l_det_pulse)) ? -2-: 63 (timer_expired) ?

Branches:
-1--2-StatusTests
1 - Covered T1,T4,T5
0 1 Covered T1,T4,T5
0 0 Covered T1,T4,T5


LineNo. Expression -1-: 71 (timer_expired) ? -2-: 71 ((ec_rst_l_q == 1'b0)) ?

Branches:
-1--2-StatusTests
1 - Covered T1,T4,T5
0 1 Covered T1,T4,T5
0 0 Covered T1,T4,T5


LineNo. Expression -1-: 79 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T4,T5
0 Covered T1,T4,T5

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%