Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.17 99.40 96.81 100.00 98.08 98.85 99.71 94.33


Total test records in report: 911
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T638 /workspace/coverage/default/7.sysrst_ctrl_ultra_low_pwr.4261984910 Jun 09 01:37:53 PM PDT 24 Jun 09 01:38:03 PM PDT 24 6578799313 ps
T639 /workspace/coverage/default/3.sysrst_ctrl_auto_blk_key_output.2044397401 Jun 09 01:37:37 PM PDT 24 Jun 09 01:37:40 PM PDT 24 3271005870 ps
T640 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.582265659 Jun 09 01:37:48 PM PDT 24 Jun 09 01:37:52 PM PDT 24 2445520015 ps
T641 /workspace/coverage/default/26.sysrst_ctrl_smoke.2858721160 Jun 09 01:39:01 PM PDT 24 Jun 09 01:39:03 PM PDT 24 2125902402 ps
T218 /workspace/coverage/default/47.sysrst_ctrl_stress_all_with_rand_reset.372613010 Jun 09 01:40:30 PM PDT 24 Jun 09 01:41:43 PM PDT 24 138566524200 ps
T642 /workspace/coverage/default/35.sysrst_ctrl_smoke.2896941760 Jun 09 01:39:37 PM PDT 24 Jun 09 01:39:39 PM PDT 24 2127187001 ps
T643 /workspace/coverage/default/45.sysrst_ctrl_alert_test.1938038844 Jun 09 01:40:21 PM PDT 24 Jun 09 01:40:24 PM PDT 24 2021591165 ps
T644 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.3499030562 Jun 09 01:39:24 PM PDT 24 Jun 09 01:39:26 PM PDT 24 2528149401 ps
T645 /workspace/coverage/default/31.sysrst_ctrl_stress_all.636128911 Jun 09 01:39:31 PM PDT 24 Jun 09 01:39:50 PM PDT 24 7608351569 ps
T646 /workspace/coverage/default/39.sysrst_ctrl_stress_all.1817429004 Jun 09 01:39:56 PM PDT 24 Jun 09 01:40:30 PM PDT 24 239775559775 ps
T406 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.1858528489 Jun 09 01:37:26 PM PDT 24 Jun 09 01:39:51 PM PDT 24 56055110860 ps
T647 /workspace/coverage/default/23.sysrst_ctrl_alert_test.3048957528 Jun 09 01:38:58 PM PDT 24 Jun 09 01:39:00 PM PDT 24 2042149529 ps
T143 /workspace/coverage/default/47.sysrst_ctrl_stress_all.2381571945 Jun 09 01:40:31 PM PDT 24 Jun 09 01:40:56 PM PDT 24 14888649610 ps
T648 /workspace/coverage/default/19.sysrst_ctrl_auto_blk_key_output.1903927836 Jun 09 01:38:37 PM PDT 24 Jun 09 01:38:43 PM PDT 24 3444027092 ps
T649 /workspace/coverage/default/3.sysrst_ctrl_in_out_inverted.2651909869 Jun 09 01:37:35 PM PDT 24 Jun 09 01:37:37 PM PDT 24 2473672996 ps
T650 /workspace/coverage/default/38.sysrst_ctrl_pin_override_test.1028758130 Jun 09 01:39:46 PM PDT 24 Jun 09 01:39:53 PM PDT 24 2512685627 ps
T403 /workspace/coverage/default/40.sysrst_ctrl_combo_detect_with_pre_cond.2150554315 Jun 09 01:40:00 PM PDT 24 Jun 09 01:42:44 PM PDT 24 67214293798 ps
T651 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.282517033 Jun 09 01:37:37 PM PDT 24 Jun 09 01:37:42 PM PDT 24 2524819575 ps
T384 /workspace/coverage/default/16.sysrst_ctrl_combo_detect_with_pre_cond.1982718444 Jun 09 01:38:25 PM PDT 24 Jun 09 01:41:40 PM PDT 24 76949338826 ps
T652 /workspace/coverage/default/46.sysrst_ctrl_pin_override_test.3777597885 Jun 09 01:40:19 PM PDT 24 Jun 09 01:40:24 PM PDT 24 2515369227 ps
T653 /workspace/coverage/default/30.sysrst_ctrl_combo_detect.2574495021 Jun 09 01:39:15 PM PDT 24 Jun 09 01:46:16 PM PDT 24 168912619267 ps
T85 /workspace/coverage/default/45.sysrst_ctrl_stress_all_with_rand_reset.1228586747 Jun 09 01:40:20 PM PDT 24 Jun 09 01:41:37 PM PDT 24 113730847764 ps
T246 /workspace/coverage/default/45.sysrst_ctrl_flash_wr_prot_out.667227583 Jun 09 01:40:17 PM PDT 24 Jun 09 01:40:20 PM PDT 24 2634925256 ps
T247 /workspace/coverage/default/45.sysrst_ctrl_pin_override_test.1075745716 Jun 09 01:40:18 PM PDT 24 Jun 09 01:40:20 PM PDT 24 2536783318 ps
T248 /workspace/coverage/default/23.sysrst_ctrl_combo_detect_with_pre_cond.1829226598 Jun 09 01:38:55 PM PDT 24 Jun 09 01:43:29 PM PDT 24 102256734991 ps
T249 /workspace/coverage/default/22.sysrst_ctrl_flash_wr_prot_out.2539030830 Jun 09 01:38:45 PM PDT 24 Jun 09 01:38:47 PM PDT 24 2650549657 ps
T250 /workspace/coverage/default/13.sysrst_ctrl_ec_pwr_on_rst.3709457576 Jun 09 01:38:16 PM PDT 24 Jun 09 01:38:20 PM PDT 24 5119143718 ps
T251 /workspace/coverage/default/30.sysrst_ctrl_flash_wr_prot_out.89234200 Jun 09 01:39:18 PM PDT 24 Jun 09 01:39:25 PM PDT 24 2608865465 ps
T252 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.752991194 Jun 09 01:37:22 PM PDT 24 Jun 09 01:38:19 PM PDT 24 22009793599 ps
T253 /workspace/coverage/default/13.sysrst_ctrl_smoke.1942079360 Jun 09 01:38:17 PM PDT 24 Jun 09 01:38:23 PM PDT 24 2110531802 ps
T254 /workspace/coverage/default/32.sysrst_ctrl_ultra_low_pwr.2680127912 Jun 09 01:39:30 PM PDT 24 Jun 09 01:39:36 PM PDT 24 6118130044 ps
T654 /workspace/coverage/default/43.sysrst_ctrl_stress_all.1841020994 Jun 09 01:40:14 PM PDT 24 Jun 09 01:40:19 PM PDT 24 6855321800 ps
T373 /workspace/coverage/default/75.sysrst_ctrl_combo_detect_with_pre_cond.2605823866 Jun 09 01:40:44 PM PDT 24 Jun 09 01:44:23 PM PDT 24 83272297324 ps
T299 /workspace/coverage/default/1.sysrst_ctrl_sec_cm.1252013977 Jun 09 01:37:37 PM PDT 24 Jun 09 01:39:34 PM PDT 24 42008914956 ps
T655 /workspace/coverage/default/10.sysrst_ctrl_combo_detect_with_pre_cond.448024136 Jun 09 01:38:07 PM PDT 24 Jun 09 01:42:10 PM PDT 24 93286237938 ps
T656 /workspace/coverage/default/3.sysrst_ctrl_pin_access_test.660430853 Jun 09 01:37:43 PM PDT 24 Jun 09 01:37:45 PM PDT 24 2224318612 ps
T657 /workspace/coverage/default/28.sysrst_ctrl_combo_detect.4097572582 Jun 09 01:39:16 PM PDT 24 Jun 09 01:42:32 PM PDT 24 147626275247 ps
T404 /workspace/coverage/default/42.sysrst_ctrl_combo_detect.2375103434 Jun 09 01:40:08 PM PDT 24 Jun 09 01:40:38 PM PDT 24 160603576427 ps
T658 /workspace/coverage/default/6.sysrst_ctrl_ec_pwr_on_rst.4041625318 Jun 09 01:37:49 PM PDT 24 Jun 09 01:38:00 PM PDT 24 3825516560 ps
T391 /workspace/coverage/default/50.sysrst_ctrl_combo_detect_with_pre_cond.3883078436 Jun 09 01:40:38 PM PDT 24 Jun 09 01:47:45 PM PDT 24 178832699487 ps
T659 /workspace/coverage/default/47.sysrst_ctrl_pin_override_test.617463299 Jun 09 01:40:25 PM PDT 24 Jun 09 01:40:33 PM PDT 24 2511137551 ps
T274 /workspace/coverage/default/65.sysrst_ctrl_combo_detect_with_pre_cond.2590431555 Jun 09 01:40:34 PM PDT 24 Jun 09 01:41:42 PM PDT 24 98150326420 ps
T416 /workspace/coverage/default/5.sysrst_ctrl_stress_all_with_rand_reset.2807922419 Jun 09 01:37:49 PM PDT 24 Jun 09 01:39:56 PM PDT 24 53500216640 ps
T412 /workspace/coverage/default/20.sysrst_ctrl_combo_detect.3606115510 Jun 09 01:38:40 PM PDT 24 Jun 09 01:42:35 PM PDT 24 88608166775 ps
T660 /workspace/coverage/default/1.sysrst_ctrl_pin_access_test.1732884020 Jun 09 01:37:27 PM PDT 24 Jun 09 01:37:29 PM PDT 24 2162570720 ps
T661 /workspace/coverage/default/42.sysrst_ctrl_smoke.2819870577 Jun 09 01:40:04 PM PDT 24 Jun 09 01:40:10 PM PDT 24 2113461997 ps
T662 /workspace/coverage/default/43.sysrst_ctrl_alert_test.3957371508 Jun 09 01:40:12 PM PDT 24 Jun 09 01:40:14 PM PDT 24 2036793796 ps
T663 /workspace/coverage/default/24.sysrst_ctrl_edge_detect.3253949195 Jun 09 01:38:55 PM PDT 24 Jun 09 01:39:02 PM PDT 24 2896556363 ps
T664 /workspace/coverage/default/39.sysrst_ctrl_ultra_low_pwr.3295420766 Jun 09 01:39:53 PM PDT 24 Jun 09 01:39:56 PM PDT 24 5820665384 ps
T665 /workspace/coverage/default/7.sysrst_ctrl_combo_detect_with_pre_cond.3219074939 Jun 09 01:37:53 PM PDT 24 Jun 09 01:38:29 PM PDT 24 54546315709 ps
T666 /workspace/coverage/default/19.sysrst_ctrl_alert_test.336879203 Jun 09 01:38:40 PM PDT 24 Jun 09 01:38:44 PM PDT 24 2013940429 ps
T178 /workspace/coverage/default/3.sysrst_ctrl_edge_detect.300566060 Jun 09 01:37:39 PM PDT 24 Jun 09 01:37:45 PM PDT 24 5012916545 ps
T667 /workspace/coverage/default/39.sysrst_ctrl_stress_all_with_rand_reset.2507308963 Jun 09 01:39:58 PM PDT 24 Jun 09 01:40:18 PM PDT 24 20296210814 ps
T668 /workspace/coverage/default/8.sysrst_ctrl_ec_pwr_on_rst.3123596716 Jun 09 01:38:00 PM PDT 24 Jun 09 01:38:14 PM PDT 24 4845035145 ps
T179 /workspace/coverage/default/7.sysrst_ctrl_stress_all.680343684 Jun 09 01:37:55 PM PDT 24 Jun 09 01:38:00 PM PDT 24 9560066489 ps
T669 /workspace/coverage/default/17.sysrst_ctrl_ultra_low_pwr.393440507 Jun 09 01:38:29 PM PDT 24 Jun 09 01:38:30 PM PDT 24 7925150637 ps
T670 /workspace/coverage/default/39.sysrst_ctrl_in_out_inverted.2522381073 Jun 09 01:39:51 PM PDT 24 Jun 09 01:39:55 PM PDT 24 2458724743 ps
T671 /workspace/coverage/default/2.sysrst_ctrl_pin_override_test.580523201 Jun 09 01:37:32 PM PDT 24 Jun 09 01:37:34 PM PDT 24 2617416308 ps
T672 /workspace/coverage/default/12.sysrst_ctrl_auto_blk_key_output.4218157710 Jun 09 01:38:09 PM PDT 24 Jun 09 01:38:17 PM PDT 24 3661955432 ps
T673 /workspace/coverage/default/14.sysrst_ctrl_ec_pwr_on_rst.3762715214 Jun 09 01:38:20 PM PDT 24 Jun 09 01:38:29 PM PDT 24 3624527496 ps
T383 /workspace/coverage/default/77.sysrst_ctrl_combo_detect_with_pre_cond.1113483022 Jun 09 01:40:38 PM PDT 24 Jun 09 01:45:30 PM PDT 24 221380734523 ps
T674 /workspace/coverage/default/60.sysrst_ctrl_combo_detect_with_pre_cond.1943665299 Jun 09 01:40:35 PM PDT 24 Jun 09 01:40:47 PM PDT 24 41178832824 ps
T675 /workspace/coverage/default/90.sysrst_ctrl_combo_detect_with_pre_cond.4241021395 Jun 09 01:40:44 PM PDT 24 Jun 09 01:40:49 PM PDT 24 26422292926 ps
T381 /workspace/coverage/default/29.sysrst_ctrl_combo_detect.165993255 Jun 09 01:39:17 PM PDT 24 Jun 09 01:42:42 PM PDT 24 103055829259 ps
T676 /workspace/coverage/default/19.sysrst_ctrl_combo_detect_with_pre_cond.3052685637 Jun 09 01:38:36 PM PDT 24 Jun 09 01:38:45 PM PDT 24 39313574913 ps
T677 /workspace/coverage/default/11.sysrst_ctrl_ec_pwr_on_rst.1922942176 Jun 09 01:38:10 PM PDT 24 Jun 09 01:38:24 PM PDT 24 4326037733 ps
T678 /workspace/coverage/default/10.sysrst_ctrl_pin_override_test.2329826200 Jun 09 01:38:07 PM PDT 24 Jun 09 01:38:15 PM PDT 24 2514754334 ps
T679 /workspace/coverage/default/34.sysrst_ctrl_alert_test.938036191 Jun 09 01:39:40 PM PDT 24 Jun 09 01:39:42 PM PDT 24 2024906076 ps
T409 /workspace/coverage/default/6.sysrst_ctrl_combo_detect.1025638511 Jun 09 01:37:47 PM PDT 24 Jun 09 01:38:42 PM PDT 24 84095396024 ps
T680 /workspace/coverage/default/25.sysrst_ctrl_auto_blk_key_output.1526135457 Jun 09 01:39:00 PM PDT 24 Jun 09 01:39:10 PM PDT 24 3445905448 ps
T219 /workspace/coverage/default/17.sysrst_ctrl_stress_all.3921103440 Jun 09 01:38:30 PM PDT 24 Jun 09 01:43:57 PM PDT 24 1177308671035 ps
T681 /workspace/coverage/default/46.sysrst_ctrl_auto_blk_key_output.2900340195 Jun 09 01:40:17 PM PDT 24 Jun 09 01:40:27 PM PDT 24 3088887831 ps
T682 /workspace/coverage/default/4.sysrst_ctrl_smoke.1408158513 Jun 09 01:37:40 PM PDT 24 Jun 09 01:37:42 PM PDT 24 2154086348 ps
T129 /workspace/coverage/default/2.sysrst_ctrl_ultra_low_pwr.3077646607 Jun 09 01:37:33 PM PDT 24 Jun 09 01:38:08 PM PDT 24 1810577589606 ps
T683 /workspace/coverage/default/24.sysrst_ctrl_auto_blk_key_output.997209664 Jun 09 01:38:55 PM PDT 24 Jun 09 01:38:59 PM PDT 24 3892412765 ps
T684 /workspace/coverage/default/5.sysrst_ctrl_in_out_inverted.386688153 Jun 09 01:37:44 PM PDT 24 Jun 09 01:37:48 PM PDT 24 2455966981 ps
T319 /workspace/coverage/default/3.sysrst_ctrl_sec_cm.1666429680 Jun 09 01:37:41 PM PDT 24 Jun 09 01:37:57 PM PDT 24 22066387053 ps
T685 /workspace/coverage/default/13.sysrst_ctrl_alert_test.2241658589 Jun 09 01:38:19 PM PDT 24 Jun 09 01:38:21 PM PDT 24 2040805940 ps
T686 /workspace/coverage/default/14.sysrst_ctrl_in_out_inverted.2652976933 Jun 09 01:38:18 PM PDT 24 Jun 09 01:38:26 PM PDT 24 2463898788 ps
T245 /workspace/coverage/default/48.sysrst_ctrl_edge_detect.2528560632 Jun 09 01:40:31 PM PDT 24 Jun 09 01:40:41 PM PDT 24 5307835812 ps
T266 /workspace/coverage/default/44.sysrst_ctrl_combo_detect_with_pre_cond.3376824625 Jun 09 01:40:16 PM PDT 24 Jun 09 01:41:25 PM PDT 24 27079096567 ps
T267 /workspace/coverage/default/15.sysrst_ctrl_ultra_low_pwr.2126053671 Jun 09 01:38:26 PM PDT 24 Jun 09 01:38:29 PM PDT 24 10655628047 ps
T268 /workspace/coverage/default/16.sysrst_ctrl_smoke.1301232961 Jun 09 01:38:26 PM PDT 24 Jun 09 01:38:32 PM PDT 24 2112123975 ps
T269 /workspace/coverage/default/29.sysrst_ctrl_ultra_low_pwr.696159086 Jun 09 01:39:17 PM PDT 24 Jun 09 01:39:23 PM PDT 24 3232975281 ps
T270 /workspace/coverage/default/38.sysrst_ctrl_pin_access_test.349148047 Jun 09 01:39:47 PM PDT 24 Jun 09 01:39:48 PM PDT 24 2269504660 ps
T271 /workspace/coverage/default/42.sysrst_ctrl_alert_test.1968428050 Jun 09 01:40:09 PM PDT 24 Jun 09 01:40:15 PM PDT 24 2010795337 ps
T220 /workspace/coverage/default/29.sysrst_ctrl_stress_all.494911705 Jun 09 01:39:20 PM PDT 24 Jun 09 01:39:31 PM PDT 24 16894561428 ps
T272 /workspace/coverage/default/42.sysrst_ctrl_pin_access_test.529097996 Jun 09 01:40:05 PM PDT 24 Jun 09 01:40:08 PM PDT 24 2167353964 ps
T273 /workspace/coverage/default/14.sysrst_ctrl_alert_test.2202599695 Jun 09 01:38:20 PM PDT 24 Jun 09 01:38:22 PM PDT 24 2032057570 ps
T687 /workspace/coverage/default/6.sysrst_ctrl_flash_wr_prot_out.2891046563 Jun 09 01:37:49 PM PDT 24 Jun 09 01:37:51 PM PDT 24 2629074750 ps
T121 /workspace/coverage/default/0.sysrst_ctrl_stress_all_with_rand_reset.2355893688 Jun 09 01:37:25 PM PDT 24 Jun 09 01:40:45 PM PDT 24 79441303019 ps
T122 /workspace/coverage/default/1.sysrst_ctrl_ultra_low_pwr.3779199481 Jun 09 01:37:36 PM PDT 24 Jun 09 01:37:44 PM PDT 24 6900275773 ps
T688 /workspace/coverage/default/12.sysrst_ctrl_combo_detect_with_pre_cond.2629098649 Jun 09 01:38:14 PM PDT 24 Jun 09 01:38:43 PM PDT 24 138889833459 ps
T689 /workspace/coverage/default/14.sysrst_ctrl_flash_wr_prot_out.499980032 Jun 09 01:38:22 PM PDT 24 Jun 09 01:38:26 PM PDT 24 2622619346 ps
T690 /workspace/coverage/default/39.sysrst_ctrl_pin_override_test.3400204373 Jun 09 01:39:56 PM PDT 24 Jun 09 01:40:00 PM PDT 24 2520336151 ps
T691 /workspace/coverage/default/1.sysrst_ctrl_in_out_inverted.2743473089 Jun 09 01:37:34 PM PDT 24 Jun 09 01:37:41 PM PDT 24 2469764294 ps
T238 /workspace/coverage/default/22.sysrst_ctrl_stress_all_with_rand_reset.4081589496 Jun 09 01:38:50 PM PDT 24 Jun 09 01:40:02 PM PDT 24 30558080614 ps
T692 /workspace/coverage/default/45.sysrst_ctrl_combo_detect_with_pre_cond.1605863135 Jun 09 01:40:19 PM PDT 24 Jun 09 01:41:48 PM PDT 24 36671152837 ps
T693 /workspace/coverage/default/5.sysrst_ctrl_stress_all.3108768061 Jun 09 01:37:48 PM PDT 24 Jun 09 01:38:25 PM PDT 24 14030796692 ps
T694 /workspace/coverage/default/11.sysrst_ctrl_combo_detect.3538498312 Jun 09 01:38:09 PM PDT 24 Jun 09 01:41:32 PM PDT 24 82744501474 ps
T695 /workspace/coverage/default/10.sysrst_ctrl_auto_blk_key_output.1074884574 Jun 09 01:38:06 PM PDT 24 Jun 09 01:38:08 PM PDT 24 3634685101 ps
T696 /workspace/coverage/default/11.sysrst_ctrl_auto_blk_key_output.1222796572 Jun 09 01:38:11 PM PDT 24 Jun 09 01:38:13 PM PDT 24 3092279539 ps
T697 /workspace/coverage/default/18.sysrst_ctrl_ultra_low_pwr.2456680614 Jun 09 01:38:35 PM PDT 24 Jun 09 01:38:41 PM PDT 24 3517805517 ps
T698 /workspace/coverage/default/41.sysrst_ctrl_alert_test.3502958936 Jun 09 01:40:02 PM PDT 24 Jun 09 01:40:05 PM PDT 24 2031544392 ps
T117 /workspace/coverage/default/9.sysrst_ctrl_ultra_low_pwr.2541463301 Jun 09 01:38:06 PM PDT 24 Jun 09 01:38:09 PM PDT 24 13776190318 ps
T699 /workspace/coverage/default/83.sysrst_ctrl_combo_detect_with_pre_cond.1674421425 Jun 09 01:40:38 PM PDT 24 Jun 09 01:40:54 PM PDT 24 26354243777 ps
T392 /workspace/coverage/default/22.sysrst_ctrl_combo_detect_with_pre_cond.3274328269 Jun 09 01:38:50 PM PDT 24 Jun 09 01:41:52 PM PDT 24 98578404606 ps
T275 /workspace/coverage/default/57.sysrst_ctrl_combo_detect_with_pre_cond.515498426 Jun 09 01:40:38 PM PDT 24 Jun 09 01:40:49 PM PDT 24 32136791968 ps
T700 /workspace/coverage/default/22.sysrst_ctrl_ec_pwr_on_rst.2973472102 Jun 09 01:38:49 PM PDT 24 Jun 09 01:38:52 PM PDT 24 4055069433 ps
T701 /workspace/coverage/default/47.sysrst_ctrl_pin_access_test.2213291427 Jun 09 01:40:24 PM PDT 24 Jun 09 01:40:31 PM PDT 24 2153198817 ps
T702 /workspace/coverage/default/37.sysrst_ctrl_stress_all.410414262 Jun 09 01:39:46 PM PDT 24 Jun 09 01:44:46 PM PDT 24 1795181471754 ps
T703 /workspace/coverage/default/21.sysrst_ctrl_combo_detect_with_pre_cond.1708517903 Jun 09 01:38:45 PM PDT 24 Jun 09 01:40:03 PM PDT 24 30832216468 ps
T704 /workspace/coverage/default/21.sysrst_ctrl_pin_override_test.33629138 Jun 09 01:38:53 PM PDT 24 Jun 09 01:39:00 PM PDT 24 2514087532 ps
T705 /workspace/coverage/default/38.sysrst_ctrl_in_out_inverted.3687178619 Jun 09 01:39:47 PM PDT 24 Jun 09 01:39:52 PM PDT 24 2461621383 ps
T413 /workspace/coverage/default/3.sysrst_ctrl_combo_detect.3437565711 Jun 09 01:37:39 PM PDT 24 Jun 09 01:39:41 PM PDT 24 121722091308 ps
T706 /workspace/coverage/default/5.sysrst_ctrl_smoke.788650467 Jun 09 01:37:44 PM PDT 24 Jun 09 01:37:45 PM PDT 24 2159193169 ps
T707 /workspace/coverage/default/48.sysrst_ctrl_flash_wr_prot_out.3457238235 Jun 09 01:40:30 PM PDT 24 Jun 09 01:40:31 PM PDT 24 2699065224 ps
T708 /workspace/coverage/default/2.sysrst_ctrl_in_out_inverted.2053501207 Jun 09 01:37:27 PM PDT 24 Jun 09 01:37:31 PM PDT 24 2469751458 ps
T709 /workspace/coverage/default/36.sysrst_ctrl_ec_pwr_on_rst.1844350398 Jun 09 01:39:45 PM PDT 24 Jun 09 01:39:48 PM PDT 24 3879739551 ps
T710 /workspace/coverage/default/11.sysrst_ctrl_pin_override_test.3604847856 Jun 09 01:38:11 PM PDT 24 Jun 09 01:38:19 PM PDT 24 2510930061 ps
T711 /workspace/coverage/default/18.sysrst_ctrl_ec_pwr_on_rst.3420798558 Jun 09 01:38:36 PM PDT 24 Jun 09 01:38:40 PM PDT 24 4705505298 ps
T712 /workspace/coverage/default/47.sysrst_ctrl_flash_wr_prot_out.496423627 Jun 09 01:40:24 PM PDT 24 Jun 09 01:40:28 PM PDT 24 2619854851 ps
T713 /workspace/coverage/default/1.sysrst_ctrl_ec_pwr_on_rst.684728803 Jun 09 01:37:37 PM PDT 24 Jun 09 01:37:40 PM PDT 24 3119766264 ps
T714 /workspace/coverage/default/59.sysrst_ctrl_combo_detect_with_pre_cond.4078471501 Jun 09 01:40:35 PM PDT 24 Jun 09 01:41:01 PM PDT 24 21085229634 ps
T715 /workspace/coverage/default/48.sysrst_ctrl_auto_blk_key_output.2976564251 Jun 09 01:40:30 PM PDT 24 Jun 09 01:40:33 PM PDT 24 3278683822 ps
T716 /workspace/coverage/default/36.sysrst_ctrl_flash_wr_prot_out.648719692 Jun 09 01:39:42 PM PDT 24 Jun 09 01:39:50 PM PDT 24 2612753982 ps
T717 /workspace/coverage/default/3.sysrst_ctrl_ultra_low_pwr.3687928320 Jun 09 01:37:38 PM PDT 24 Jun 09 01:37:44 PM PDT 24 2729478131 ps
T130 /workspace/coverage/default/41.sysrst_ctrl_ultra_low_pwr.2896294839 Jun 09 01:40:04 PM PDT 24 Jun 09 01:40:08 PM PDT 24 3783255021 ps
T718 /workspace/coverage/default/27.sysrst_ctrl_smoke.1056318633 Jun 09 01:39:06 PM PDT 24 Jun 09 01:39:10 PM PDT 24 2117482356 ps
T719 /workspace/coverage/default/49.sysrst_ctrl_combo_detect.1098377443 Jun 09 01:40:29 PM PDT 24 Jun 09 01:44:26 PM PDT 24 92655134227 ps
T720 /workspace/coverage/default/49.sysrst_ctrl_pin_access_test.83922807 Jun 09 01:40:27 PM PDT 24 Jun 09 01:40:34 PM PDT 24 2039473670 ps
T721 /workspace/coverage/default/4.sysrst_ctrl_combo_detect.891778796 Jun 09 01:37:44 PM PDT 24 Jun 09 01:38:00 PM PDT 24 89178693771 ps
T257 /workspace/coverage/default/25.sysrst_ctrl_edge_detect.466720208 Jun 09 01:39:03 PM PDT 24 Jun 09 01:39:06 PM PDT 24 2678625717 ps
T722 /workspace/coverage/default/41.sysrst_ctrl_combo_detect_with_pre_cond.163332422 Jun 09 01:40:03 PM PDT 24 Jun 09 01:41:03 PM PDT 24 99308703048 ps
T723 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.2361139348 Jun 09 01:39:09 PM PDT 24 Jun 09 01:39:13 PM PDT 24 2617726856 ps
T724 /workspace/coverage/default/43.sysrst_ctrl_in_out_inverted.1566859180 Jun 09 01:40:11 PM PDT 24 Jun 09 01:40:18 PM PDT 24 2466835011 ps
T725 /workspace/coverage/default/37.sysrst_ctrl_combo_detect.1436982424 Jun 09 01:39:47 PM PDT 24 Jun 09 01:43:21 PM PDT 24 76534569776 ps
T726 /workspace/coverage/default/76.sysrst_ctrl_combo_detect_with_pre_cond.1052706387 Jun 09 01:40:40 PM PDT 24 Jun 09 01:41:05 PM PDT 24 34170607511 ps
T153 /workspace/coverage/default/33.sysrst_ctrl_edge_detect.2888781952 Jun 09 01:39:31 PM PDT 24 Jun 09 01:39:39 PM PDT 24 3391042645 ps
T727 /workspace/coverage/default/30.sysrst_ctrl_pin_override_test.3644768896 Jun 09 01:39:18 PM PDT 24 Jun 09 01:39:22 PM PDT 24 2525481610 ps
T728 /workspace/coverage/default/47.sysrst_ctrl_edge_detect.3893458171 Jun 09 01:40:31 PM PDT 24 Jun 09 01:40:39 PM PDT 24 2675343044 ps
T729 /workspace/coverage/default/28.sysrst_ctrl_pin_override_test.1847237734 Jun 09 01:39:16 PM PDT 24 Jun 09 01:39:18 PM PDT 24 2524633525 ps
T730 /workspace/coverage/default/40.sysrst_ctrl_auto_blk_key_output.1939725548 Jun 09 01:40:01 PM PDT 24 Jun 09 01:40:07 PM PDT 24 3272121094 ps
T731 /workspace/coverage/default/74.sysrst_ctrl_combo_detect_with_pre_cond.2166488909 Jun 09 01:40:38 PM PDT 24 Jun 09 01:41:18 PM PDT 24 62050981056 ps
T732 /workspace/coverage/default/33.sysrst_ctrl_pin_access_test.3205680233 Jun 09 01:39:33 PM PDT 24 Jun 09 01:39:39 PM PDT 24 2055509945 ps
T733 /workspace/coverage/default/12.sysrst_ctrl_in_out_inverted.1871169833 Jun 09 01:38:12 PM PDT 24 Jun 09 01:38:20 PM PDT 24 2460987368 ps
T734 /workspace/coverage/default/48.sysrst_ctrl_alert_test.1536968835 Jun 09 01:40:29 PM PDT 24 Jun 09 01:40:35 PM PDT 24 2012317228 ps
T735 /workspace/coverage/default/41.sysrst_ctrl_flash_wr_prot_out.2599024354 Jun 09 01:40:04 PM PDT 24 Jun 09 01:40:12 PM PDT 24 2613840578 ps
T736 /workspace/coverage/default/33.sysrst_ctrl_smoke.3991513083 Jun 09 01:39:34 PM PDT 24 Jun 09 01:39:38 PM PDT 24 2121120446 ps
T737 /workspace/coverage/default/0.sysrst_ctrl_pin_access_test.1194490523 Jun 09 01:37:21 PM PDT 24 Jun 09 01:37:27 PM PDT 24 2129141663 ps
T738 /workspace/coverage/default/38.sysrst_ctrl_ec_pwr_on_rst.778762885 Jun 09 01:39:53 PM PDT 24 Jun 09 01:39:56 PM PDT 24 3511509266 ps
T317 /workspace/coverage/default/26.sysrst_ctrl_stress_all_with_rand_reset.1608574930 Jun 09 01:39:09 PM PDT 24 Jun 09 01:39:49 PM PDT 24 61894484697 ps
T244 /workspace/coverage/default/34.sysrst_ctrl_edge_detect.2270809879 Jun 09 01:39:38 PM PDT 24 Jun 09 01:39:43 PM PDT 24 4829375452 ps
T256 /workspace/coverage/default/30.sysrst_ctrl_edge_detect.3906863524 Jun 09 01:39:22 PM PDT 24 Jun 09 01:39:29 PM PDT 24 3771954951 ps
T259 /workspace/coverage/default/97.sysrst_ctrl_combo_detect_with_pre_cond.2110074132 Jun 09 01:40:47 PM PDT 24 Jun 09 01:42:14 PM PDT 24 31106190139 ps
T260 /workspace/coverage/default/34.sysrst_ctrl_stress_all.748617290 Jun 09 01:39:38 PM PDT 24 Jun 09 01:42:58 PM PDT 24 142091035253 ps
T261 /workspace/coverage/default/28.sysrst_ctrl_flash_wr_prot_out.2540449902 Jun 09 01:39:12 PM PDT 24 Jun 09 01:39:19 PM PDT 24 2612281824 ps
T262 /workspace/coverage/default/7.sysrst_ctrl_pin_override_test.534671166 Jun 09 01:37:53 PM PDT 24 Jun 09 01:37:55 PM PDT 24 2533170298 ps
T263 /workspace/coverage/default/30.sysrst_ctrl_alert_test.1947689819 Jun 09 01:39:25 PM PDT 24 Jun 09 01:39:27 PM PDT 24 2032984309 ps
T264 /workspace/coverage/default/19.sysrst_ctrl_pin_override_test.2553880896 Jun 09 01:38:37 PM PDT 24 Jun 09 01:38:44 PM PDT 24 2514120564 ps
T239 /workspace/coverage/default/9.sysrst_ctrl_edge_detect.2373512823 Jun 09 01:38:07 PM PDT 24 Jun 09 01:38:12 PM PDT 24 3577878449 ps
T265 /workspace/coverage/default/3.sysrst_ctrl_stress_all_with_rand_reset.896888602 Jun 09 01:37:38 PM PDT 24 Jun 09 01:40:18 PM PDT 24 61918409190 ps
T118 /workspace/coverage/default/49.sysrst_ctrl_stress_all.283662016 Jun 09 01:40:36 PM PDT 24 Jun 09 01:40:51 PM PDT 24 12591283961 ps
T739 /workspace/coverage/default/20.sysrst_ctrl_smoke.364490749 Jun 09 01:38:39 PM PDT 24 Jun 09 01:38:43 PM PDT 24 2121467102 ps
T740 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.3902701501 Jun 09 01:37:41 PM PDT 24 Jun 09 01:37:49 PM PDT 24 2316530856 ps
T741 /workspace/coverage/default/25.sysrst_ctrl_flash_wr_prot_out.3685138297 Jun 09 01:39:02 PM PDT 24 Jun 09 01:39:10 PM PDT 24 2612521040 ps
T742 /workspace/coverage/default/68.sysrst_ctrl_combo_detect_with_pre_cond.332409904 Jun 09 01:40:33 PM PDT 24 Jun 09 01:40:52 PM PDT 24 39093700087 ps
T743 /workspace/coverage/default/6.sysrst_ctrl_auto_blk_key_output.3236827552 Jun 09 01:37:49 PM PDT 24 Jun 09 01:37:51 PM PDT 24 3074496366 ps
T744 /workspace/coverage/default/35.sysrst_ctrl_ultra_low_pwr.4197131013 Jun 09 01:39:42 PM PDT 24 Jun 09 01:39:44 PM PDT 24 3673649638 ps
T745 /workspace/coverage/default/35.sysrst_ctrl_alert_test.3446468442 Jun 09 01:39:41 PM PDT 24 Jun 09 01:39:44 PM PDT 24 2028835962 ps
T746 /workspace/coverage/default/2.sysrst_ctrl_auto_blk_key_output.2385008624 Jun 09 01:37:34 PM PDT 24 Jun 09 01:37:42 PM PDT 24 3734369933 ps
T144 /workspace/coverage/default/49.sysrst_ctrl_edge_detect.352244021 Jun 09 01:40:28 PM PDT 24 Jun 09 01:40:31 PM PDT 24 3572825097 ps
T209 /workspace/coverage/default/28.sysrst_ctrl_stress_all.908048853 Jun 09 01:39:17 PM PDT 24 Jun 09 01:39:36 PM PDT 24 6967938931 ps
T210 /workspace/coverage/default/6.sysrst_ctrl_stress_all.1300779296 Jun 09 01:37:50 PM PDT 24 Jun 09 01:38:00 PM PDT 24 12785033666 ps
T211 /workspace/coverage/default/27.sysrst_ctrl_ec_pwr_on_rst.2533097243 Jun 09 01:39:07 PM PDT 24 Jun 09 01:39:21 PM PDT 24 4747157650 ps
T212 /workspace/coverage/default/2.sysrst_ctrl_flash_wr_prot_out.305080955 Jun 09 01:37:33 PM PDT 24 Jun 09 01:37:40 PM PDT 24 2611283605 ps
T213 /workspace/coverage/default/1.sysrst_ctrl_edge_detect.499026904 Jun 09 01:37:25 PM PDT 24 Jun 09 01:37:32 PM PDT 24 4712165717 ps
T214 /workspace/coverage/default/8.sysrst_ctrl_ultra_low_pwr.562658165 Jun 09 01:38:00 PM PDT 24 Jun 09 01:38:06 PM PDT 24 11314528763 ps
T215 /workspace/coverage/default/32.sysrst_ctrl_combo_detect_with_pre_cond.1464962795 Jun 09 01:39:29 PM PDT 24 Jun 09 01:39:50 PM PDT 24 47241586666 ps
T216 /workspace/coverage/default/28.sysrst_ctrl_alert_test.2965735521 Jun 09 01:39:20 PM PDT 24 Jun 09 01:39:22 PM PDT 24 2036021138 ps
T217 /workspace/coverage/default/98.sysrst_ctrl_combo_detect_with_pre_cond.2697440260 Jun 09 01:40:48 PM PDT 24 Jun 09 01:41:23 PM PDT 24 28082214078 ps
T180 /workspace/coverage/default/14.sysrst_ctrl_stress_all_with_rand_reset.727468616 Jun 09 01:38:20 PM PDT 24 Jun 09 01:39:56 PM PDT 24 124473082864 ps
T747 /workspace/coverage/default/23.sysrst_ctrl_pin_access_test.3488732224 Jun 09 01:38:52 PM PDT 24 Jun 09 01:38:55 PM PDT 24 2035512469 ps
T748 /workspace/coverage/default/36.sysrst_ctrl_pin_override_test.1114532883 Jun 09 01:39:44 PM PDT 24 Jun 09 01:39:47 PM PDT 24 2525338479 ps
T408 /workspace/coverage/default/41.sysrst_ctrl_combo_detect.2513577852 Jun 09 01:40:03 PM PDT 24 Jun 09 01:44:05 PM PDT 24 96874009951 ps
T749 /workspace/coverage/default/44.sysrst_ctrl_auto_blk_key_output.10621561 Jun 09 01:40:13 PM PDT 24 Jun 09 01:40:23 PM PDT 24 3550957894 ps
T750 /workspace/coverage/default/43.sysrst_ctrl_ec_pwr_on_rst.1753289908 Jun 09 01:40:08 PM PDT 24 Jun 09 01:40:12 PM PDT 24 4583195890 ps
T751 /workspace/coverage/default/27.sysrst_ctrl_alert_test.2082397365 Jun 09 01:39:13 PM PDT 24 Jun 09 01:39:19 PM PDT 24 2018604600 ps
T752 /workspace/coverage/default/40.sysrst_ctrl_stress_all.3663757051 Jun 09 01:39:57 PM PDT 24 Jun 09 01:40:05 PM PDT 24 10283573938 ps
T753 /workspace/coverage/default/29.sysrst_ctrl_edge_detect.3521337536 Jun 09 01:39:17 PM PDT 24 Jun 09 01:39:27 PM PDT 24 4047094493 ps
T258 /workspace/coverage/default/2.sysrst_ctrl_edge_detect.1346525781 Jun 09 01:37:31 PM PDT 24 Jun 09 01:37:35 PM PDT 24 3687696689 ps
T240 /workspace/coverage/default/38.sysrst_ctrl_edge_detect.179364210 Jun 09 01:39:56 PM PDT 24 Jun 09 01:40:00 PM PDT 24 6015841501 ps
T754 /workspace/coverage/default/16.sysrst_ctrl_in_out_inverted.3743013229 Jun 09 01:38:24 PM PDT 24 Jun 09 01:38:32 PM PDT 24 2453079348 ps
T188 /workspace/coverage/default/43.sysrst_ctrl_edge_detect.4271326531 Jun 09 01:40:11 PM PDT 24 Jun 09 01:40:21 PM PDT 24 4239797001 ps
T755 /workspace/coverage/default/31.sysrst_ctrl_flash_wr_prot_out.1743344377 Jun 09 01:39:22 PM PDT 24 Jun 09 01:39:24 PM PDT 24 2631158913 ps
T756 /workspace/coverage/default/44.sysrst_ctrl_flash_wr_prot_out.730987299 Jun 09 01:40:13 PM PDT 24 Jun 09 01:40:21 PM PDT 24 2613268290 ps
T401 /workspace/coverage/default/55.sysrst_ctrl_combo_detect_with_pre_cond.3827784460 Jun 09 01:40:33 PM PDT 24 Jun 09 01:42:59 PM PDT 24 111264967523 ps
T757 /workspace/coverage/default/26.sysrst_ctrl_flash_wr_prot_out.1295938521 Jun 09 01:39:02 PM PDT 24 Jun 09 01:39:07 PM PDT 24 2616844700 ps
T758 /workspace/coverage/default/26.sysrst_ctrl_ec_pwr_on_rst.3333183138 Jun 09 01:39:07 PM PDT 24 Jun 09 01:39:15 PM PDT 24 2973081286 ps
T759 /workspace/coverage/default/19.sysrst_ctrl_stress_all_with_rand_reset.2112701928 Jun 09 01:38:35 PM PDT 24 Jun 09 01:39:09 PM PDT 24 245292876848 ps
T320 /workspace/coverage/default/2.sysrst_ctrl_sec_cm.192733447 Jun 09 01:37:33 PM PDT 24 Jun 09 01:38:07 PM PDT 24 42083642017 ps
T760 /workspace/coverage/default/26.sysrst_ctrl_auto_blk_key_output.3792644443 Jun 09 01:39:05 PM PDT 24 Jun 09 01:39:07 PM PDT 24 3778616889 ps
T761 /workspace/coverage/default/36.sysrst_ctrl_combo_detect.3964298964 Jun 09 01:39:41 PM PDT 24 Jun 09 01:43:26 PM PDT 24 115635993028 ps
T762 /workspace/coverage/default/38.sysrst_ctrl_alert_test.3208692201 Jun 09 01:39:54 PM PDT 24 Jun 09 01:39:58 PM PDT 24 2013022644 ps
T763 /workspace/coverage/default/47.sysrst_ctrl_alert_test.4248604483 Jun 09 01:40:31 PM PDT 24 Jun 09 01:40:37 PM PDT 24 2011744618 ps
T764 /workspace/coverage/default/45.sysrst_ctrl_in_out_inverted.3755058183 Jun 09 01:40:14 PM PDT 24 Jun 09 01:40:18 PM PDT 24 2482489577 ps
T765 /workspace/coverage/default/8.sysrst_ctrl_edge_detect.1085100901 Jun 09 01:37:58 PM PDT 24 Jun 09 01:38:04 PM PDT 24 2721567574 ps
T766 /workspace/coverage/default/19.sysrst_ctrl_in_out_inverted.606011131 Jun 09 01:38:36 PM PDT 24 Jun 09 01:38:38 PM PDT 24 2526499202 ps
T767 /workspace/coverage/default/8.sysrst_ctrl_pin_access_test.2929288659 Jun 09 01:37:54 PM PDT 24 Jun 09 01:38:01 PM PDT 24 2091334203 ps
T768 /workspace/coverage/default/45.sysrst_ctrl_combo_detect.1371152077 Jun 09 01:40:23 PM PDT 24 Jun 09 01:44:38 PM PDT 24 199744188116 ps
T769 /workspace/coverage/default/33.sysrst_ctrl_auto_blk_key_output.2655094086 Jun 09 01:39:31 PM PDT 24 Jun 09 01:39:34 PM PDT 24 3657584832 ps
T770 /workspace/coverage/default/1.sysrst_ctrl_pin_override_test.2862715699 Jun 09 01:37:26 PM PDT 24 Jun 09 01:37:33 PM PDT 24 2511372857 ps
T119 /workspace/coverage/default/13.sysrst_ctrl_ultra_low_pwr.916248999 Jun 09 01:38:22 PM PDT 24 Jun 09 01:38:28 PM PDT 24 3631718217 ps
T771 /workspace/coverage/default/10.sysrst_ctrl_stress_all.2826014539 Jun 09 01:38:03 PM PDT 24 Jun 09 01:39:50 PM PDT 24 83758624393 ps
T417 /workspace/coverage/default/35.sysrst_ctrl_stress_all_with_rand_reset.2480030198 Jun 09 01:39:45 PM PDT 24 Jun 09 01:41:14 PM PDT 24 134525124943 ps
T398 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.1413745921 Jun 09 01:40:08 PM PDT 24 Jun 09 01:42:30 PM PDT 24 54381889394 ps
T772 /workspace/coverage/default/14.sysrst_ctrl_edge_detect.3168045458 Jun 09 01:38:19 PM PDT 24 Jun 09 01:38:20 PM PDT 24 3024186674 ps
T76 /workspace/coverage/default/13.sysrst_ctrl_combo_detect_with_pre_cond.2947427304 Jun 09 01:38:15 PM PDT 24 Jun 09 01:40:13 PM PDT 24 83023756861 ps
T773 /workspace/coverage/default/33.sysrst_ctrl_in_out_inverted.3709012345 Jun 09 01:39:30 PM PDT 24 Jun 09 01:39:38 PM PDT 24 2461414030 ps
T774 /workspace/coverage/default/28.sysrst_ctrl_in_out_inverted.1157855888 Jun 09 01:39:12 PM PDT 24 Jun 09 01:39:21 PM PDT 24 2459218426 ps
T775 /workspace/coverage/default/9.sysrst_ctrl_pin_access_test.3026985796 Jun 09 01:38:02 PM PDT 24 Jun 09 01:38:04 PM PDT 24 2197270142 ps
T776 /workspace/coverage/default/34.sysrst_ctrl_auto_blk_key_output.172099062 Jun 09 01:39:38 PM PDT 24 Jun 09 01:39:45 PM PDT 24 2902330100 ps
T777 /workspace/coverage/default/29.sysrst_ctrl_auto_blk_key_output.123863869 Jun 09 01:39:17 PM PDT 24 Jun 09 01:39:22 PM PDT 24 3662883006 ps
T778 /workspace/coverage/default/28.sysrst_ctrl_pin_access_test.1865986747 Jun 09 01:39:12 PM PDT 24 Jun 09 01:39:15 PM PDT 24 2207380177 ps
T779 /workspace/coverage/default/48.sysrst_ctrl_pin_override_test.2043106411 Jun 09 01:40:29 PM PDT 24 Jun 09 01:40:32 PM PDT 24 2525591555 ps
T780 /workspace/coverage/default/37.sysrst_ctrl_pin_override_test.1715097738 Jun 09 01:39:48 PM PDT 24 Jun 09 01:39:56 PM PDT 24 2513692389 ps
T781 /workspace/coverage/default/19.sysrst_ctrl_ultra_low_pwr.148830857 Jun 09 01:38:35 PM PDT 24 Jun 09 01:38:45 PM PDT 24 9333192100 ps
T782 /workspace/coverage/default/18.sysrst_ctrl_pin_access_test.873856510 Jun 09 01:38:35 PM PDT 24 Jun 09 01:38:42 PM PDT 24 2261112653 ps
T783 /workspace/coverage/default/48.sysrst_ctrl_combo_detect_with_pre_cond.1065993748 Jun 09 01:40:28 PM PDT 24 Jun 09 01:41:03 PM PDT 24 26586793810 ps
T784 /workspace/coverage/default/19.sysrst_ctrl_flash_wr_prot_out.897085551 Jun 09 01:38:37 PM PDT 24 Jun 09 01:38:40 PM PDT 24 2634021445 ps
T255 /workspace/coverage/default/39.sysrst_ctrl_edge_detect.1508038263 Jun 09 01:39:58 PM PDT 24 Jun 09 01:40:01 PM PDT 24 5569014825 ps
T785 /workspace/coverage/default/11.sysrst_ctrl_flash_wr_prot_out.3771883236 Jun 09 01:38:09 PM PDT 24 Jun 09 01:38:12 PM PDT 24 2628517681 ps
T786 /workspace/coverage/default/15.sysrst_ctrl_pin_access_test.2268361633 Jun 09 01:38:19 PM PDT 24 Jun 09 01:38:25 PM PDT 24 2123689436 ps
T145 /workspace/coverage/default/19.sysrst_ctrl_edge_detect.3355221029 Jun 09 01:38:37 PM PDT 24 Jun 09 01:38:40 PM PDT 24 3388474144 ps
T787 /workspace/coverage/default/37.sysrst_ctrl_alert_test.2612702666 Jun 09 01:39:48 PM PDT 24 Jun 09 01:39:50 PM PDT 24 2037669009 ps
T788 /workspace/coverage/default/13.sysrst_ctrl_pin_override_test.2267591261 Jun 09 01:38:15 PM PDT 24 Jun 09 01:38:23 PM PDT 24 2510832107 ps
T789 /workspace/coverage/default/27.sysrst_ctrl_combo_detect.679593619 Jun 09 01:39:10 PM PDT 24 Jun 09 01:45:30 PM PDT 24 146222036783 ps
T790 /workspace/coverage/default/6.sysrst_ctrl_smoke.1572648287 Jun 09 01:37:49 PM PDT 24 Jun 09 01:37:52 PM PDT 24 2122330596 ps
T415 /workspace/coverage/default/8.sysrst_ctrl_stress_all_with_rand_reset.853650864 Jun 09 01:37:59 PM PDT 24 Jun 09 01:38:41 PM PDT 24 312307418704 ps
T791 /workspace/coverage/default/5.sysrst_ctrl_edge_detect.2993002302 Jun 09 01:37:43 PM PDT 24 Jun 09 01:37:50 PM PDT 24 2488548340 ps
T120 /workspace/coverage/default/23.sysrst_ctrl_ultra_low_pwr.962383030 Jun 09 01:38:57 PM PDT 24 Jun 09 01:39:05 PM PDT 24 10399870359 ps
T792 /workspace/coverage/default/12.sysrst_ctrl_stress_all.3477974147 Jun 09 01:38:16 PM PDT 24 Jun 09 01:38:24 PM PDT 24 10304887313 ps
T407 /workspace/coverage/default/48.sysrst_ctrl_combo_detect.929721493 Jun 09 01:40:32 PM PDT 24 Jun 09 01:40:49 PM PDT 24 50452414605 ps
T793 /workspace/coverage/default/40.sysrst_ctrl_edge_detect.1680634651 Jun 09 01:39:56 PM PDT 24 Jun 09 01:40:03 PM PDT 24 2947909002 ps
T385 /workspace/coverage/default/71.sysrst_ctrl_combo_detect_with_pre_cond.2386591182 Jun 09 01:40:40 PM PDT 24 Jun 09 01:41:30 PM PDT 24 93444552307 ps
T794 /workspace/coverage/default/41.sysrst_ctrl_ec_pwr_on_rst.2192481367 Jun 09 01:40:03 PM PDT 24 Jun 09 01:44:10 PM PDT 24 381998677718 ps
T795 /workspace/coverage/cover_reg_top/2.sysrst_ctrl_intr_test.2848527408 Jun 09 12:39:56 PM PDT 24 Jun 09 12:39:58 PM PDT 24 2035854371 ps
T796 /workspace/coverage/cover_reg_top/39.sysrst_ctrl_intr_test.3312071806 Jun 09 12:40:30 PM PDT 24 Jun 09 12:40:34 PM PDT 24 2019341119 ps
T26 /workspace/coverage/cover_reg_top/18.sysrst_ctrl_csr_mem_rw_with_rand_reset.1396588716 Jun 09 12:40:28 PM PDT 24 Jun 09 12:40:32 PM PDT 24 2101335324 ps
T797 /workspace/coverage/cover_reg_top/20.sysrst_ctrl_intr_test.15153557 Jun 09 12:40:28 PM PDT 24 Jun 09 12:40:34 PM PDT 24 2019691560 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%