Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.79 99.35 96.41 100.00 96.79 98.82 99.52 93.61


Total test records in report: 914
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T424 /workspace/coverage/default/14.sysrst_ctrl_pin_override_test.619584951 Jun 23 04:24:40 PM PDT 24 Jun 23 04:24:43 PM PDT 24 2520833621 ps
T425 /workspace/coverage/default/24.sysrst_ctrl_alert_test.3061950233 Jun 23 04:25:09 PM PDT 24 Jun 23 04:25:13 PM PDT 24 2035137748 ps
T426 /workspace/coverage/default/7.sysrst_ctrl_alert_test.1269773335 Jun 23 04:24:46 PM PDT 24 Jun 23 04:24:48 PM PDT 24 2033606359 ps
T427 /workspace/coverage/default/23.sysrst_ctrl_in_out_inverted.30897718 Jun 23 04:25:08 PM PDT 24 Jun 23 04:25:13 PM PDT 24 2459788019 ps
T86 /workspace/coverage/default/20.sysrst_ctrl_combo_detect.3667291160 Jun 23 04:25:09 PM PDT 24 Jun 23 04:26:56 PM PDT 24 39806558438 ps
T428 /workspace/coverage/default/41.sysrst_ctrl_ultra_low_pwr.1442810123 Jun 23 04:25:55 PM PDT 24 Jun 23 04:26:01 PM PDT 24 2743451607 ps
T429 /workspace/coverage/default/18.sysrst_ctrl_auto_blk_key_output.2783346378 Jun 23 04:24:45 PM PDT 24 Jun 23 04:24:51 PM PDT 24 3864380843 ps
T430 /workspace/coverage/default/64.sysrst_ctrl_combo_detect_with_pre_cond.283184240 Jun 23 04:25:59 PM PDT 24 Jun 23 04:27:25 PM PDT 24 33131915581 ps
T314 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_with_pre_cond.3621791493 Jun 23 04:24:20 PM PDT 24 Jun 23 04:25:10 PM PDT 24 75062508792 ps
T178 /workspace/coverage/default/15.sysrst_ctrl_edge_detect.2273081442 Jun 23 04:24:39 PM PDT 24 Jun 23 04:24:44 PM PDT 24 3387659149 ps
T431 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.3420839253 Jun 23 04:24:45 PM PDT 24 Jun 23 04:24:53 PM PDT 24 2611812541 ps
T241 /workspace/coverage/default/13.sysrst_ctrl_stress_all_with_rand_reset.514968073 Jun 23 04:24:53 PM PDT 24 Jun 23 04:25:26 PM PDT 24 170063451317 ps
T248 /workspace/coverage/default/9.sysrst_ctrl_combo_detect.681053508 Jun 23 04:24:47 PM PDT 24 Jun 23 04:29:56 PM PDT 24 122900275760 ps
T432 /workspace/coverage/default/22.sysrst_ctrl_in_out_inverted.1597391594 Jun 23 04:25:08 PM PDT 24 Jun 23 04:25:14 PM PDT 24 2473383370 ps
T433 /workspace/coverage/default/27.sysrst_ctrl_stress_all.3769927750 Jun 23 04:25:08 PM PDT 24 Jun 23 04:25:27 PM PDT 24 6172774976 ps
T434 /workspace/coverage/default/10.sysrst_ctrl_alert_test.2070715084 Jun 23 04:24:36 PM PDT 24 Jun 23 04:24:38 PM PDT 24 2034319802 ps
T111 /workspace/coverage/default/11.sysrst_ctrl_ultra_low_pwr.1409679881 Jun 23 04:24:55 PM PDT 24 Jun 23 04:24:57 PM PDT 24 6502744879 ps
T285 /workspace/coverage/default/33.sysrst_ctrl_pin_override_test.1497532757 Jun 23 04:25:22 PM PDT 24 Jun 23 04:25:30 PM PDT 24 2509071957 ps
T168 /workspace/coverage/default/24.sysrst_ctrl_stress_all_with_rand_reset.59510440 Jun 23 04:25:13 PM PDT 24 Jun 23 04:25:43 PM PDT 24 38127891513 ps
T198 /workspace/coverage/default/6.sysrst_ctrl_ultra_low_pwr.1432079998 Jun 23 04:24:30 PM PDT 24 Jun 23 04:24:35 PM PDT 24 4351246932 ps
T199 /workspace/coverage/default/25.sysrst_ctrl_flash_wr_prot_out.306746439 Jun 23 04:25:08 PM PDT 24 Jun 23 04:25:17 PM PDT 24 2612525658 ps
T200 /workspace/coverage/default/8.sysrst_ctrl_auto_blk_key_output.2360555105 Jun 23 04:24:41 PM PDT 24 Jun 23 04:24:50 PM PDT 24 2777645413 ps
T157 /workspace/coverage/default/46.sysrst_ctrl_edge_detect.3724447543 Jun 23 04:26:02 PM PDT 24 Jun 23 04:26:15 PM PDT 24 4561950038 ps
T201 /workspace/coverage/default/19.sysrst_ctrl_ec_pwr_on_rst.884822154 Jun 23 04:25:09 PM PDT 24 Jun 23 04:25:13 PM PDT 24 2832873018 ps
T120 /workspace/coverage/default/12.sysrst_ctrl_stress_all_with_rand_reset.3230084565 Jun 23 04:24:33 PM PDT 24 Jun 23 04:27:42 PM PDT 24 105278567446 ps
T202 /workspace/coverage/default/46.sysrst_ctrl_combo_detect_with_pre_cond.1527412806 Jun 23 04:25:49 PM PDT 24 Jun 23 04:29:03 PM PDT 24 79045054991 ps
T203 /workspace/coverage/default/2.sysrst_ctrl_combo_detect.1804727707 Jun 23 04:24:29 PM PDT 24 Jun 23 04:28:48 PM PDT 24 106800333180 ps
T204 /workspace/coverage/default/8.sysrst_ctrl_combo_detect.928112288 Jun 23 04:24:33 PM PDT 24 Jun 23 04:29:02 PM PDT 24 114624690245 ps
T435 /workspace/coverage/default/49.sysrst_ctrl_pin_access_test.3995014322 Jun 23 04:25:57 PM PDT 24 Jun 23 04:26:04 PM PDT 24 2205796248 ps
T436 /workspace/coverage/default/45.sysrst_ctrl_pin_override_test.1235625924 Jun 23 04:27:02 PM PDT 24 Jun 23 04:27:09 PM PDT 24 2513144204 ps
T261 /workspace/coverage/default/45.sysrst_ctrl_stress_all_with_rand_reset.3958473499 Jun 23 04:25:36 PM PDT 24 Jun 23 04:25:57 PM PDT 24 98233663844 ps
T240 /workspace/coverage/default/72.sysrst_ctrl_combo_detect_with_pre_cond.2110419275 Jun 23 04:26:01 PM PDT 24 Jun 23 04:27:12 PM PDT 24 59739696364 ps
T437 /workspace/coverage/default/5.sysrst_ctrl_alert_test.2358484572 Jun 23 04:24:31 PM PDT 24 Jun 23 04:24:33 PM PDT 24 2036944549 ps
T330 /workspace/coverage/default/45.sysrst_ctrl_combo_detect_with_pre_cond.3766001571 Jun 23 04:25:51 PM PDT 24 Jun 23 04:29:45 PM PDT 24 96990321720 ps
T438 /workspace/coverage/default/6.sysrst_ctrl_flash_wr_prot_out.2146523842 Jun 23 04:24:26 PM PDT 24 Jun 23 04:24:29 PM PDT 24 2631699947 ps
T179 /workspace/coverage/default/39.sysrst_ctrl_edge_detect.3359997683 Jun 23 04:25:47 PM PDT 24 Jun 23 04:25:49 PM PDT 24 4037154223 ps
T205 /workspace/coverage/default/33.sysrst_ctrl_combo_detect_with_pre_cond.4141794920 Jun 23 04:25:21 PM PDT 24 Jun 23 04:26:35 PM PDT 24 50183894768 ps
T206 /workspace/coverage/default/39.sysrst_ctrl_pin_override_test.2776640173 Jun 23 04:25:24 PM PDT 24 Jun 23 04:25:32 PM PDT 24 2511773977 ps
T207 /workspace/coverage/default/8.sysrst_ctrl_pin_override_test.2083549940 Jun 23 04:24:22 PM PDT 24 Jun 23 04:24:26 PM PDT 24 2518053223 ps
T208 /workspace/coverage/default/34.sysrst_ctrl_in_out_inverted.1049591551 Jun 23 04:25:26 PM PDT 24 Jun 23 04:25:31 PM PDT 24 2469501497 ps
T209 /workspace/coverage/default/35.sysrst_ctrl_ec_pwr_on_rst.783504601 Jun 23 04:25:20 PM PDT 24 Jun 23 04:25:31 PM PDT 24 3883329769 ps
T87 /workspace/coverage/default/4.sysrst_ctrl_stress_all.358746886 Jun 23 04:24:19 PM PDT 24 Jun 23 04:28:14 PM PDT 24 90418540260 ps
T88 /workspace/coverage/default/43.sysrst_ctrl_combo_detect.425069474 Jun 23 04:25:51 PM PDT 24 Jun 23 04:28:23 PM PDT 24 60131022181 ps
T210 /workspace/coverage/default/42.sysrst_ctrl_ultra_low_pwr.2178013582 Jun 23 04:25:43 PM PDT 24 Jun 23 04:27:09 PM PDT 24 353152250875 ps
T211 /workspace/coverage/default/24.sysrst_ctrl_ec_pwr_on_rst.1455428096 Jun 23 04:25:10 PM PDT 24 Jun 23 04:25:14 PM PDT 24 2839488131 ps
T439 /workspace/coverage/default/21.sysrst_ctrl_stress_all.2829688877 Jun 23 04:24:57 PM PDT 24 Jun 23 04:26:23 PM PDT 24 902521582879 ps
T440 /workspace/coverage/default/20.sysrst_ctrl_smoke.2641926291 Jun 23 04:25:02 PM PDT 24 Jun 23 04:25:04 PM PDT 24 2135837381 ps
T441 /workspace/coverage/default/46.sysrst_ctrl_smoke.564899088 Jun 23 04:25:59 PM PDT 24 Jun 23 04:26:05 PM PDT 24 2109246804 ps
T442 /workspace/coverage/default/26.sysrst_ctrl_alert_test.966843389 Jun 23 04:25:07 PM PDT 24 Jun 23 04:25:14 PM PDT 24 2008326658 ps
T443 /workspace/coverage/default/47.sysrst_ctrl_combo_detect_with_pre_cond.2143316280 Jun 23 04:25:51 PM PDT 24 Jun 23 04:28:31 PM PDT 24 63760456400 ps
T228 /workspace/coverage/default/11.sysrst_ctrl_combo_detect_with_pre_cond.1093000366 Jun 23 04:24:53 PM PDT 24 Jun 23 04:25:36 PM PDT 24 59623953291 ps
T444 /workspace/coverage/default/15.sysrst_ctrl_ec_pwr_on_rst.3026289180 Jun 23 04:24:50 PM PDT 24 Jun 23 04:24:59 PM PDT 24 2948535767 ps
T445 /workspace/coverage/default/0.sysrst_ctrl_auto_blk_key_output.4174233193 Jun 23 04:21:44 PM PDT 24 Jun 23 04:21:49 PM PDT 24 3206058501 ps
T446 /workspace/coverage/default/38.sysrst_ctrl_combo_detect_with_pre_cond.4053296835 Jun 23 04:25:41 PM PDT 24 Jun 23 04:26:10 PM PDT 24 23837139657 ps
T89 /workspace/coverage/default/71.sysrst_ctrl_combo_detect_with_pre_cond.207382821 Jun 23 04:26:02 PM PDT 24 Jun 23 04:26:20 PM PDT 24 25843600434 ps
T90 /workspace/coverage/default/16.sysrst_ctrl_combo_detect_with_pre_cond.475753949 Jun 23 04:24:58 PM PDT 24 Jun 23 04:25:44 PM PDT 24 43756958795 ps
T242 /workspace/coverage/default/15.sysrst_ctrl_stress_all.361289762 Jun 23 04:24:55 PM PDT 24 Jun 23 04:26:24 PM PDT 24 1525935213240 ps
T447 /workspace/coverage/default/22.sysrst_ctrl_smoke.2351397108 Jun 23 04:25:14 PM PDT 24 Jun 23 04:25:21 PM PDT 24 2109310575 ps
T448 /workspace/coverage/default/16.sysrst_ctrl_pin_access_test.1572026474 Jun 23 04:25:14 PM PDT 24 Jun 23 04:25:18 PM PDT 24 2272811515 ps
T449 /workspace/coverage/default/2.sysrst_ctrl_in_out_inverted.2474443546 Jun 23 04:24:28 PM PDT 24 Jun 23 04:24:33 PM PDT 24 2475706897 ps
T336 /workspace/coverage/default/7.sysrst_ctrl_combo_detect_with_pre_cond.1414120631 Jun 23 04:24:44 PM PDT 24 Jun 23 04:25:33 PM PDT 24 143548424608 ps
T234 /workspace/coverage/default/39.sysrst_ctrl_combo_detect.2248263500 Jun 23 04:25:50 PM PDT 24 Jun 23 04:29:31 PM PDT 24 81277758188 ps
T450 /workspace/coverage/default/26.sysrst_ctrl_ec_pwr_on_rst.2636910859 Jun 23 04:25:19 PM PDT 24 Jun 23 04:25:28 PM PDT 24 2871032148 ps
T451 /workspace/coverage/default/25.sysrst_ctrl_smoke.1194688171 Jun 23 04:25:16 PM PDT 24 Jun 23 04:25:20 PM PDT 24 2117303329 ps
T452 /workspace/coverage/default/2.sysrst_ctrl_stress_all.2861011993 Jun 23 04:24:24 PM PDT 24 Jun 23 04:24:28 PM PDT 24 14380764096 ps
T213 /workspace/coverage/default/18.sysrst_ctrl_stress_all.2907451995 Jun 23 04:25:03 PM PDT 24 Jun 23 04:31:14 PM PDT 24 574237176305 ps
T453 /workspace/coverage/default/0.sysrst_ctrl_edge_detect.397279675 Jun 23 04:24:23 PM PDT 24 Jun 23 04:24:26 PM PDT 24 4105662025 ps
T454 /workspace/coverage/default/1.sysrst_ctrl_alert_test.1297801627 Jun 23 04:24:22 PM PDT 24 Jun 23 04:24:26 PM PDT 24 2022913235 ps
T455 /workspace/coverage/default/9.sysrst_ctrl_alert_test.236549368 Jun 23 04:24:36 PM PDT 24 Jun 23 04:24:42 PM PDT 24 2011974116 ps
T456 /workspace/coverage/default/4.sysrst_ctrl_pin_access_test.3899191853 Jun 23 04:24:27 PM PDT 24 Jun 23 04:24:29 PM PDT 24 2171395318 ps
T457 /workspace/coverage/default/48.sysrst_ctrl_ec_pwr_on_rst.3466951508 Jun 23 04:25:57 PM PDT 24 Jun 23 04:26:06 PM PDT 24 3521334504 ps
T458 /workspace/coverage/default/25.sysrst_ctrl_stress_all_with_rand_reset.2942937186 Jun 23 04:25:07 PM PDT 24 Jun 23 04:26:15 PM PDT 24 402437257642 ps
T459 /workspace/coverage/default/47.sysrst_ctrl_auto_blk_key_output.4079823130 Jun 23 04:25:44 PM PDT 24 Jun 23 04:25:46 PM PDT 24 3022686375 ps
T460 /workspace/coverage/default/35.sysrst_ctrl_pin_override_test.13243088 Jun 23 04:25:48 PM PDT 24 Jun 23 04:25:56 PM PDT 24 2513553598 ps
T461 /workspace/coverage/default/17.sysrst_ctrl_ec_pwr_on_rst.2997495627 Jun 23 04:24:50 PM PDT 24 Jun 23 04:25:00 PM PDT 24 3207773815 ps
T462 /workspace/coverage/default/30.sysrst_ctrl_combo_detect.2875374975 Jun 23 04:25:30 PM PDT 24 Jun 23 04:26:43 PM PDT 24 99021832011 ps
T463 /workspace/coverage/default/26.sysrst_ctrl_smoke.3359425769 Jun 23 04:25:17 PM PDT 24 Jun 23 04:25:20 PM PDT 24 2134013024 ps
T91 /workspace/coverage/default/15.sysrst_ctrl_combo_detect.3870702727 Jun 23 04:24:46 PM PDT 24 Jun 23 04:26:42 PM PDT 24 97971975420 ps
T464 /workspace/coverage/default/16.sysrst_ctrl_stress_all.2186501567 Jun 23 04:24:57 PM PDT 24 Jun 23 04:25:17 PM PDT 24 7355847020 ps
T465 /workspace/coverage/default/49.sysrst_ctrl_flash_wr_prot_out.4037497694 Jun 23 04:25:58 PM PDT 24 Jun 23 04:26:06 PM PDT 24 2608638282 ps
T121 /workspace/coverage/default/47.sysrst_ctrl_stress_all.1130776074 Jun 23 04:25:47 PM PDT 24 Jun 23 04:35:13 PM PDT 24 221407615027 ps
T466 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.2120553953 Jun 23 04:24:20 PM PDT 24 Jun 23 04:24:23 PM PDT 24 2533862753 ps
T277 /workspace/coverage/default/3.sysrst_ctrl_stress_all_with_rand_reset.4180727432 Jun 23 04:24:23 PM PDT 24 Jun 23 04:24:38 PM PDT 24 22024564126 ps
T467 /workspace/coverage/default/31.sysrst_ctrl_smoke.1793365736 Jun 23 04:25:19 PM PDT 24 Jun 23 04:25:26 PM PDT 24 2114606318 ps
T468 /workspace/coverage/default/27.sysrst_ctrl_pin_access_test.2429441166 Jun 23 04:25:21 PM PDT 24 Jun 23 04:25:28 PM PDT 24 2170223463 ps
T469 /workspace/coverage/default/28.sysrst_ctrl_flash_wr_prot_out.2801612961 Jun 23 04:25:07 PM PDT 24 Jun 23 04:25:13 PM PDT 24 2616299257 ps
T470 /workspace/coverage/default/35.sysrst_ctrl_combo_detect.3716699404 Jun 23 04:25:19 PM PDT 24 Jun 23 04:32:59 PM PDT 24 193127857089 ps
T471 /workspace/coverage/default/27.sysrst_ctrl_alert_test.4214698398 Jun 23 04:25:12 PM PDT 24 Jun 23 04:25:19 PM PDT 24 2008465413 ps
T217 /workspace/coverage/default/30.sysrst_ctrl_combo_detect_with_pre_cond.2882883374 Jun 23 04:25:18 PM PDT 24 Jun 23 04:25:51 PM PDT 24 25584712897 ps
T472 /workspace/coverage/default/24.sysrst_ctrl_flash_wr_prot_out.4132192357 Jun 23 04:25:07 PM PDT 24 Jun 23 04:25:13 PM PDT 24 2618911311 ps
T473 /workspace/coverage/default/40.sysrst_ctrl_ultra_low_pwr.17873843 Jun 23 04:25:48 PM PDT 24 Jun 23 04:25:55 PM PDT 24 3215398148 ps
T474 /workspace/coverage/default/26.sysrst_ctrl_pin_access_test.2757418569 Jun 23 04:25:09 PM PDT 24 Jun 23 04:25:13 PM PDT 24 2228096346 ps
T475 /workspace/coverage/default/10.sysrst_ctrl_pin_access_test.2069305029 Jun 23 04:25:03 PM PDT 24 Jun 23 04:25:09 PM PDT 24 2173601928 ps
T476 /workspace/coverage/default/17.sysrst_ctrl_pin_override_test.551534282 Jun 23 04:25:07 PM PDT 24 Jun 23 04:25:11 PM PDT 24 2563880716 ps
T131 /workspace/coverage/default/31.sysrst_ctrl_edge_detect.649048502 Jun 23 04:25:18 PM PDT 24 Jun 23 04:25:22 PM PDT 24 4900968329 ps
T477 /workspace/coverage/default/41.sysrst_ctrl_stress_all.778263622 Jun 23 04:25:51 PM PDT 24 Jun 23 04:26:10 PM PDT 24 9733218604 ps
T478 /workspace/coverage/default/42.sysrst_ctrl_alert_test.3967280845 Jun 23 04:26:02 PM PDT 24 Jun 23 04:26:08 PM PDT 24 2010413961 ps
T479 /workspace/coverage/default/14.sysrst_ctrl_flash_wr_prot_out.4242597218 Jun 23 04:24:53 PM PDT 24 Jun 23 04:24:57 PM PDT 24 2622512050 ps
T132 /workspace/coverage/default/17.sysrst_ctrl_edge_detect.1762783345 Jun 23 04:25:00 PM PDT 24 Jun 23 04:25:03 PM PDT 24 3201563848 ps
T146 /workspace/coverage/default/69.sysrst_ctrl_combo_detect_with_pre_cond.3872215166 Jun 23 04:26:01 PM PDT 24 Jun 23 04:26:09 PM PDT 24 28006334654 ps
T147 /workspace/coverage/default/25.sysrst_ctrl_auto_blk_key_output.1830736268 Jun 23 04:25:14 PM PDT 24 Jun 23 04:25:18 PM PDT 24 3441929064 ps
T148 /workspace/coverage/default/26.sysrst_ctrl_pin_override_test.1943655099 Jun 23 04:25:13 PM PDT 24 Jun 23 04:25:18 PM PDT 24 2524894399 ps
T149 /workspace/coverage/default/18.sysrst_ctrl_smoke.2734546311 Jun 23 04:24:45 PM PDT 24 Jun 23 04:24:52 PM PDT 24 2114279544 ps
T150 /workspace/coverage/default/35.sysrst_ctrl_pin_access_test.2489327987 Jun 23 04:25:33 PM PDT 24 Jun 23 04:25:35 PM PDT 24 2062719567 ps
T151 /workspace/coverage/default/53.sysrst_ctrl_combo_detect_with_pre_cond.2476648037 Jun 23 04:26:06 PM PDT 24 Jun 23 04:27:01 PM PDT 24 78770587139 ps
T152 /workspace/coverage/default/43.sysrst_ctrl_ultra_low_pwr.131842780 Jun 23 04:25:33 PM PDT 24 Jun 23 04:25:43 PM PDT 24 8397780623 ps
T153 /workspace/coverage/default/14.sysrst_ctrl_edge_detect.1807915071 Jun 23 04:24:41 PM PDT 24 Jun 23 04:24:45 PM PDT 24 6215659124 ps
T154 /workspace/coverage/default/7.sysrst_ctrl_pin_access_test.487401141 Jun 23 04:24:38 PM PDT 24 Jun 23 04:24:42 PM PDT 24 2263339928 ps
T133 /workspace/coverage/default/42.sysrst_ctrl_stress_all_with_rand_reset.1447241800 Jun 23 04:26:54 PM PDT 24 Jun 23 04:27:50 PM PDT 24 40591848500 ps
T480 /workspace/coverage/default/49.sysrst_ctrl_ultra_low_pwr.2048647248 Jun 23 04:26:00 PM PDT 24 Jun 23 04:26:04 PM PDT 24 4440897274 ps
T481 /workspace/coverage/default/48.sysrst_ctrl_smoke.731244348 Jun 23 04:25:38 PM PDT 24 Jun 23 04:25:41 PM PDT 24 2124414591 ps
T482 /workspace/coverage/default/32.sysrst_ctrl_flash_wr_prot_out.3936987302 Jun 23 04:25:11 PM PDT 24 Jun 23 04:25:20 PM PDT 24 2609804446 ps
T246 /workspace/coverage/default/29.sysrst_ctrl_combo_detect_with_pre_cond.2117892404 Jun 23 04:25:17 PM PDT 24 Jun 23 04:28:58 PM PDT 24 84799567556 ps
T483 /workspace/coverage/default/35.sysrst_ctrl_auto_blk_key_output.1192306391 Jun 23 04:27:02 PM PDT 24 Jun 23 04:27:06 PM PDT 24 3362252224 ps
T484 /workspace/coverage/default/11.sysrst_ctrl_pin_override_test.2425396760 Jun 23 04:24:59 PM PDT 24 Jun 23 04:25:01 PM PDT 24 2548160286 ps
T485 /workspace/coverage/default/34.sysrst_ctrl_alert_test.4142618448 Jun 23 04:25:23 PM PDT 24 Jun 23 04:25:25 PM PDT 24 2067492656 ps
T229 /workspace/coverage/default/81.sysrst_ctrl_combo_detect_with_pre_cond.2753458402 Jun 23 04:26:05 PM PDT 24 Jun 23 04:27:21 PM PDT 24 114557767173 ps
T486 /workspace/coverage/default/47.sysrst_ctrl_ec_pwr_on_rst.3082563167 Jun 23 04:25:58 PM PDT 24 Jun 23 04:26:08 PM PDT 24 3467562187 ps
T487 /workspace/coverage/default/9.sysrst_ctrl_in_out_inverted.2362994 Jun 23 04:24:39 PM PDT 24 Jun 23 04:24:44 PM PDT 24 2438968485 ps
T488 /workspace/coverage/default/17.sysrst_ctrl_combo_detect_with_pre_cond.1155314506 Jun 23 04:25:06 PM PDT 24 Jun 23 04:25:46 PM PDT 24 53555155718 ps
T489 /workspace/coverage/default/4.sysrst_ctrl_alert_test.1654238613 Jun 23 04:25:21 PM PDT 24 Jun 23 04:25:28 PM PDT 24 2016752486 ps
T490 /workspace/coverage/default/37.sysrst_ctrl_ec_pwr_on_rst.4035654637 Jun 23 04:25:48 PM PDT 24 Jun 23 04:25:56 PM PDT 24 5241309634 ps
T290 /workspace/coverage/default/9.sysrst_ctrl_stress_all_with_rand_reset.1887829838 Jun 23 04:24:30 PM PDT 24 Jun 23 04:25:11 PM PDT 24 30722080988 ps
T491 /workspace/coverage/default/36.sysrst_ctrl_auto_blk_key_output.550141562 Jun 23 04:25:11 PM PDT 24 Jun 23 04:27:05 PM PDT 24 91053760839 ps
T492 /workspace/coverage/default/8.sysrst_ctrl_ec_pwr_on_rst.1678821989 Jun 23 04:24:47 PM PDT 24 Jun 23 04:24:50 PM PDT 24 4455977778 ps
T493 /workspace/coverage/default/41.sysrst_ctrl_in_out_inverted.1282758352 Jun 23 04:25:54 PM PDT 24 Jun 23 04:25:56 PM PDT 24 2508370817 ps
T494 /workspace/coverage/default/24.sysrst_ctrl_ultra_low_pwr.1408394391 Jun 23 04:25:09 PM PDT 24 Jun 23 04:25:14 PM PDT 24 6365497719 ps
T495 /workspace/coverage/default/25.sysrst_ctrl_alert_test.494253644 Jun 23 04:25:09 PM PDT 24 Jun 23 04:25:14 PM PDT 24 2018456552 ps
T496 /workspace/coverage/default/0.sysrst_ctrl_ec_pwr_on_rst.4210051706 Jun 23 04:23:09 PM PDT 24 Jun 23 04:23:13 PM PDT 24 3380563814 ps
T497 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.3472653334 Jun 23 04:24:28 PM PDT 24 Jun 23 04:24:33 PM PDT 24 2347934347 ps
T498 /workspace/coverage/default/5.sysrst_ctrl_flash_wr_prot_out.435008765 Jun 23 04:24:18 PM PDT 24 Jun 23 04:24:20 PM PDT 24 2636829477 ps
T499 /workspace/coverage/default/30.sysrst_ctrl_ultra_low_pwr.2011723249 Jun 23 04:25:15 PM PDT 24 Jun 23 04:25:18 PM PDT 24 5623798232 ps
T500 /workspace/coverage/default/43.sysrst_ctrl_auto_blk_key_output.3592928097 Jun 23 04:25:41 PM PDT 24 Jun 23 04:26:18 PM PDT 24 174509334020 ps
T501 /workspace/coverage/default/47.sysrst_ctrl_alert_test.1752295944 Jun 23 04:25:52 PM PDT 24 Jun 23 04:25:59 PM PDT 24 2013431841 ps
T502 /workspace/coverage/default/0.sysrst_ctrl_pin_override_test.104453078 Jun 23 04:22:53 PM PDT 24 Jun 23 04:22:58 PM PDT 24 2515566310 ps
T503 /workspace/coverage/default/22.sysrst_ctrl_pin_override_test.12698103 Jun 23 04:25:11 PM PDT 24 Jun 23 04:25:15 PM PDT 24 2523189639 ps
T504 /workspace/coverage/default/5.sysrst_ctrl_auto_blk_key_output.3934986383 Jun 23 04:24:38 PM PDT 24 Jun 23 04:24:47 PM PDT 24 2969585048 ps
T505 /workspace/coverage/default/84.sysrst_ctrl_combo_detect_with_pre_cond.1238618005 Jun 23 04:26:12 PM PDT 24 Jun 23 04:29:32 PM PDT 24 76294292623 ps
T339 /workspace/coverage/default/24.sysrst_ctrl_combo_detect.2511149803 Jun 23 04:24:59 PM PDT 24 Jun 23 04:28:30 PM PDT 24 88016865923 ps
T506 /workspace/coverage/default/19.sysrst_ctrl_pin_access_test.2941830244 Jun 23 04:25:08 PM PDT 24 Jun 23 04:25:12 PM PDT 24 2104476028 ps
T507 /workspace/coverage/default/44.sysrst_ctrl_stress_all_with_rand_reset.2846625870 Jun 23 04:25:45 PM PDT 24 Jun 23 04:26:33 PM PDT 24 19512193024 ps
T508 /workspace/coverage/default/44.sysrst_ctrl_ultra_low_pwr.3289324841 Jun 23 04:25:41 PM PDT 24 Jun 23 04:27:18 PM PDT 24 1010045155684 ps
T509 /workspace/coverage/default/6.sysrst_ctrl_smoke.2886215195 Jun 23 04:24:19 PM PDT 24 Jun 23 04:24:23 PM PDT 24 2115172755 ps
T134 /workspace/coverage/default/46.sysrst_ctrl_stress_all.1418459375 Jun 23 04:25:44 PM PDT 24 Jun 23 04:27:31 PM PDT 24 691912441630 ps
T510 /workspace/coverage/default/15.sysrst_ctrl_pin_access_test.3656570089 Jun 23 04:24:44 PM PDT 24 Jun 23 04:24:50 PM PDT 24 2201406448 ps
T122 /workspace/coverage/default/4.sysrst_ctrl_ultra_low_pwr.1818458418 Jun 23 04:24:53 PM PDT 24 Jun 23 04:25:01 PM PDT 24 4754930373 ps
T511 /workspace/coverage/default/28.sysrst_ctrl_smoke.3530015135 Jun 23 04:25:24 PM PDT 24 Jun 23 04:25:26 PM PDT 24 2135087027 ps
T512 /workspace/coverage/default/33.sysrst_ctrl_alert_test.4127704286 Jun 23 04:25:24 PM PDT 24 Jun 23 04:25:27 PM PDT 24 2037091369 ps
T513 /workspace/coverage/default/13.sysrst_ctrl_ec_pwr_on_rst.3149137882 Jun 23 04:24:49 PM PDT 24 Jun 23 04:24:57 PM PDT 24 3160158089 ps
T514 /workspace/coverage/default/1.sysrst_ctrl_ec_pwr_on_rst.3463817291 Jun 23 04:24:17 PM PDT 24 Jun 23 04:24:20 PM PDT 24 2884860127 ps
T515 /workspace/coverage/default/22.sysrst_ctrl_ultra_low_pwr.1020846831 Jun 23 04:25:12 PM PDT 24 Jun 23 04:25:18 PM PDT 24 7608675181 ps
T516 /workspace/coverage/default/10.sysrst_ctrl_stress_all_with_rand_reset.556749749 Jun 23 04:24:45 PM PDT 24 Jun 23 04:25:36 PM PDT 24 39876610288 ps
T517 /workspace/coverage/default/17.sysrst_ctrl_flash_wr_prot_out.3699673362 Jun 23 04:24:54 PM PDT 24 Jun 23 04:24:58 PM PDT 24 2613571268 ps
T518 /workspace/coverage/default/8.sysrst_ctrl_smoke.1533409782 Jun 23 04:24:29 PM PDT 24 Jun 23 04:24:33 PM PDT 24 2120282096 ps
T337 /workspace/coverage/default/66.sysrst_ctrl_combo_detect_with_pre_cond.1848195328 Jun 23 04:25:49 PM PDT 24 Jun 23 04:27:47 PM PDT 24 44438999189 ps
T519 /workspace/coverage/default/40.sysrst_ctrl_combo_detect.2781284375 Jun 23 04:25:46 PM PDT 24 Jun 23 04:30:50 PM PDT 24 116561372205 ps
T520 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.3788283224 Jun 23 04:25:32 PM PDT 24 Jun 23 04:25:35 PM PDT 24 2527550150 ps
T521 /workspace/coverage/default/24.sysrst_ctrl_smoke.1707771274 Jun 23 04:25:09 PM PDT 24 Jun 23 04:25:12 PM PDT 24 2120789391 ps
T333 /workspace/coverage/default/85.sysrst_ctrl_combo_detect_with_pre_cond.2850792858 Jun 23 04:26:02 PM PDT 24 Jun 23 04:26:55 PM PDT 24 81241761530 ps
T522 /workspace/coverage/default/22.sysrst_ctrl_pin_access_test.1489495727 Jun 23 04:25:06 PM PDT 24 Jun 23 04:25:08 PM PDT 24 2164892381 ps
T116 /workspace/coverage/default/23.sysrst_ctrl_ultra_low_pwr.3628822529 Jun 23 04:25:16 PM PDT 24 Jun 23 04:25:20 PM PDT 24 4290819360 ps
T523 /workspace/coverage/default/37.sysrst_ctrl_auto_blk_key_output.3050944761 Jun 23 04:25:42 PM PDT 24 Jun 23 04:25:45 PM PDT 24 3981287961 ps
T524 /workspace/coverage/default/6.sysrst_ctrl_stress_all_with_rand_reset.474844400 Jun 23 04:24:23 PM PDT 24 Jun 23 04:25:02 PM PDT 24 29309473224 ps
T525 /workspace/coverage/default/43.sysrst_ctrl_alert_test.2151882202 Jun 23 04:25:49 PM PDT 24 Jun 23 04:25:53 PM PDT 24 2019862919 ps
T526 /workspace/coverage/default/40.sysrst_ctrl_alert_test.2092137425 Jun 23 04:25:38 PM PDT 24 Jun 23 04:25:40 PM PDT 24 2047395047 ps
T527 /workspace/coverage/default/46.sysrst_ctrl_ultra_low_pwr.2424890652 Jun 23 04:25:54 PM PDT 24 Jun 23 04:26:01 PM PDT 24 3161567867 ps
T528 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.1300051776 Jun 23 04:25:24 PM PDT 24 Jun 23 04:25:37 PM PDT 24 2607271223 ps
T529 /workspace/coverage/default/6.sysrst_ctrl_pin_override_test.726367743 Jun 23 04:24:50 PM PDT 24 Jun 23 04:24:55 PM PDT 24 2512327283 ps
T530 /workspace/coverage/default/35.sysrst_ctrl_smoke.3723238955 Jun 23 04:25:35 PM PDT 24 Jun 23 04:25:42 PM PDT 24 2111833250 ps
T531 /workspace/coverage/default/4.sysrst_ctrl_smoke.3761519085 Jun 23 04:25:41 PM PDT 24 Jun 23 04:25:48 PM PDT 24 2110272085 ps
T532 /workspace/coverage/default/39.sysrst_ctrl_auto_blk_key_output.736300118 Jun 23 04:25:38 PM PDT 24 Jun 23 04:25:41 PM PDT 24 3305117088 ps
T533 /workspace/coverage/default/10.sysrst_ctrl_in_out_inverted.3522533955 Jun 23 04:24:47 PM PDT 24 Jun 23 04:24:54 PM PDT 24 2443008805 ps
T534 /workspace/coverage/default/12.sysrst_ctrl_flash_wr_prot_out.3727645290 Jun 23 04:24:39 PM PDT 24 Jun 23 04:24:42 PM PDT 24 2632213801 ps
T535 /workspace/coverage/default/14.sysrst_ctrl_alert_test.2336710334 Jun 23 04:25:12 PM PDT 24 Jun 23 04:25:19 PM PDT 24 2013048577 ps
T536 /workspace/coverage/default/23.sysrst_ctrl_smoke.944257873 Jun 23 04:25:09 PM PDT 24 Jun 23 04:25:13 PM PDT 24 2128824066 ps
T537 /workspace/coverage/default/34.sysrst_ctrl_flash_wr_prot_out.4164732287 Jun 23 04:25:22 PM PDT 24 Jun 23 04:25:30 PM PDT 24 2610900538 ps
T538 /workspace/coverage/default/33.sysrst_ctrl_in_out_inverted.7340545 Jun 23 04:25:19 PM PDT 24 Jun 23 04:25:22 PM PDT 24 2488636476 ps
T539 /workspace/coverage/default/30.sysrst_ctrl_in_out_inverted.1477343213 Jun 23 04:25:23 PM PDT 24 Jun 23 04:25:31 PM PDT 24 2479722394 ps
T540 /workspace/coverage/default/8.sysrst_ctrl_ultra_low_pwr.2545109352 Jun 23 04:24:35 PM PDT 24 Jun 23 04:24:47 PM PDT 24 4428598513 ps
T541 /workspace/coverage/default/31.sysrst_ctrl_in_out_inverted.3142429993 Jun 23 04:25:26 PM PDT 24 Jun 23 04:25:34 PM PDT 24 2454418598 ps
T542 /workspace/coverage/default/44.sysrst_ctrl_pin_access_test.1487511887 Jun 23 04:25:40 PM PDT 24 Jun 23 04:25:43 PM PDT 24 2256748228 ps
T543 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.531307871 Jun 23 04:22:51 PM PDT 24 Jun 23 04:22:56 PM PDT 24 2511086247 ps
T544 /workspace/coverage/default/0.sysrst_ctrl_in_out_inverted.3561828815 Jun 23 04:23:45 PM PDT 24 Jun 23 04:23:52 PM PDT 24 2463486947 ps
T545 /workspace/coverage/default/0.sysrst_ctrl_alert_test.3273257055 Jun 23 04:24:14 PM PDT 24 Jun 23 04:24:20 PM PDT 24 2011271599 ps
T546 /workspace/coverage/default/41.sysrst_ctrl_alert_test.1021045765 Jun 23 04:25:39 PM PDT 24 Jun 23 04:25:41 PM PDT 24 2034065716 ps
T547 /workspace/coverage/default/3.sysrst_ctrl_in_out_inverted.2247843820 Jun 23 04:24:28 PM PDT 24 Jun 23 04:24:33 PM PDT 24 2460062042 ps
T324 /workspace/coverage/default/39.sysrst_ctrl_combo_detect_with_pre_cond.1715480955 Jun 23 04:25:40 PM PDT 24 Jun 23 04:28:47 PM PDT 24 73239415367 ps
T548 /workspace/coverage/default/27.sysrst_ctrl_in_out_inverted.2454877891 Jun 23 04:25:09 PM PDT 24 Jun 23 04:25:19 PM PDT 24 2450084312 ps
T549 /workspace/coverage/default/42.sysrst_ctrl_pin_override_test.1407871690 Jun 23 04:25:53 PM PDT 24 Jun 23 04:26:01 PM PDT 24 2513318211 ps
T550 /workspace/coverage/default/10.sysrst_ctrl_combo_detect_with_pre_cond.608428144 Jun 23 04:25:02 PM PDT 24 Jun 23 04:25:32 PM PDT 24 22839769759 ps
T92 /workspace/coverage/default/10.sysrst_ctrl_auto_blk_key_output.2593054432 Jun 23 04:24:58 PM PDT 24 Jun 23 04:25:02 PM PDT 24 3080450580 ps
T551 /workspace/coverage/default/48.sysrst_ctrl_alert_test.2963084438 Jun 23 04:26:10 PM PDT 24 Jun 23 04:26:16 PM PDT 24 2013321185 ps
T93 /workspace/coverage/default/38.sysrst_ctrl_stress_all.4084713557 Jun 23 04:25:56 PM PDT 24 Jun 23 04:27:09 PM PDT 24 96779762365 ps
T552 /workspace/coverage/default/28.sysrst_ctrl_pin_access_test.376186157 Jun 23 04:25:09 PM PDT 24 Jun 23 04:25:14 PM PDT 24 2128194874 ps
T553 /workspace/coverage/default/2.sysrst_ctrl_pin_override_test.3491687719 Jun 23 04:24:22 PM PDT 24 Jun 23 04:24:30 PM PDT 24 2513020367 ps
T554 /workspace/coverage/default/29.sysrst_ctrl_pin_access_test.2199842512 Jun 23 04:25:19 PM PDT 24 Jun 23 04:25:21 PM PDT 24 2193274231 ps
T555 /workspace/coverage/default/15.sysrst_ctrl_auto_blk_key_output.447966397 Jun 23 04:25:21 PM PDT 24 Jun 23 04:31:57 PM PDT 24 165221909803 ps
T556 /workspace/coverage/default/44.sysrst_ctrl_combo_detect_with_pre_cond.223126593 Jun 23 04:25:51 PM PDT 24 Jun 23 04:26:39 PM PDT 24 54183335863 ps
T557 /workspace/coverage/default/26.sysrst_ctrl_combo_detect.772800485 Jun 23 04:25:14 PM PDT 24 Jun 23 04:31:08 PM PDT 24 150920309422 ps
T558 /workspace/coverage/default/16.sysrst_ctrl_smoke.3726825738 Jun 23 04:25:01 PM PDT 24 Jun 23 04:25:08 PM PDT 24 2114373189 ps
T559 /workspace/coverage/default/49.sysrst_ctrl_alert_test.3575755691 Jun 23 04:26:03 PM PDT 24 Jun 23 04:26:09 PM PDT 24 2014155827 ps
T560 /workspace/coverage/default/13.sysrst_ctrl_ultra_low_pwr.4029584783 Jun 23 04:24:37 PM PDT 24 Jun 23 04:24:46 PM PDT 24 6989023141 ps
T561 /workspace/coverage/default/41.sysrst_ctrl_auto_blk_key_output.1715199879 Jun 23 04:25:36 PM PDT 24 Jun 23 04:25:46 PM PDT 24 3539895868 ps
T117 /workspace/coverage/default/17.sysrst_ctrl_ultra_low_pwr.2212598431 Jun 23 04:24:58 PM PDT 24 Jun 23 04:25:01 PM PDT 24 5832579242 ps
T562 /workspace/coverage/default/18.sysrst_ctrl_alert_test.3708056992 Jun 23 04:25:13 PM PDT 24 Jun 23 04:25:21 PM PDT 24 2013469140 ps
T189 /workspace/coverage/default/40.sysrst_ctrl_edge_detect.2586232036 Jun 23 04:25:34 PM PDT 24 Jun 23 04:25:43 PM PDT 24 3083313690 ps
T563 /workspace/coverage/default/35.sysrst_ctrl_in_out_inverted.569943710 Jun 23 04:25:29 PM PDT 24 Jun 23 04:25:32 PM PDT 24 2468187922 ps
T349 /workspace/coverage/default/40.sysrst_ctrl_stress_all.3696280988 Jun 23 04:25:26 PM PDT 24 Jun 23 04:29:44 PM PDT 24 1508425881474 ps
T235 /workspace/coverage/default/34.sysrst_ctrl_combo_detect.373641418 Jun 23 04:25:25 PM PDT 24 Jun 23 04:26:12 PM PDT 24 37133694677 ps
T258 /workspace/coverage/default/2.sysrst_ctrl_sec_cm.2815373845 Jun 23 04:24:20 PM PDT 24 Jun 23 04:25:13 PM PDT 24 22013065843 ps
T564 /workspace/coverage/default/80.sysrst_ctrl_combo_detect_with_pre_cond.1470736179 Jun 23 04:26:06 PM PDT 24 Jun 23 04:28:15 PM PDT 24 54261625488 ps
T565 /workspace/coverage/default/14.sysrst_ctrl_smoke.2578402067 Jun 23 04:24:56 PM PDT 24 Jun 23 04:25:01 PM PDT 24 2112868276 ps
T566 /workspace/coverage/default/43.sysrst_ctrl_pin_override_test.1922870980 Jun 23 04:26:32 PM PDT 24 Jun 23 04:26:36 PM PDT 24 2523414937 ps
T197 /workspace/coverage/default/26.sysrst_ctrl_edge_detect.2188349381 Jun 23 04:25:01 PM PDT 24 Jun 23 04:25:05 PM PDT 24 2855543236 ps
T567 /workspace/coverage/default/20.sysrst_ctrl_pin_access_test.200230668 Jun 23 04:25:07 PM PDT 24 Jun 23 04:25:15 PM PDT 24 2221267832 ps
T568 /workspace/coverage/default/33.sysrst_ctrl_stress_all.574049493 Jun 23 04:25:30 PM PDT 24 Jun 23 04:25:40 PM PDT 24 14486413517 ps
T196 /workspace/coverage/default/22.sysrst_ctrl_edge_detect.1591313020 Jun 23 04:25:09 PM PDT 24 Jun 23 04:25:18 PM PDT 24 3584954306 ps
T569 /workspace/coverage/default/27.sysrst_ctrl_smoke.2330305032 Jun 23 04:25:10 PM PDT 24 Jun 23 04:25:13 PM PDT 24 2126602163 ps
T570 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.4158202224 Jun 23 04:24:18 PM PDT 24 Jun 23 04:24:20 PM PDT 24 2583789654 ps
T571 /workspace/coverage/default/8.sysrst_ctrl_stress_all.1086807512 Jun 23 04:24:36 PM PDT 24 Jun 23 04:24:50 PM PDT 24 9232135908 ps
T572 /workspace/coverage/default/45.sysrst_ctrl_edge_detect.2971117952 Jun 23 04:26:02 PM PDT 24 Jun 23 04:26:14 PM PDT 24 4300323967 ps
T573 /workspace/coverage/default/20.sysrst_ctrl_alert_test.3247612272 Jun 23 04:25:12 PM PDT 24 Jun 23 04:25:20 PM PDT 24 2014730462 ps
T574 /workspace/coverage/default/21.sysrst_ctrl_pin_access_test.3345033570 Jun 23 04:25:07 PM PDT 24 Jun 23 04:25:10 PM PDT 24 2261436808 ps
T575 /workspace/coverage/default/0.sysrst_ctrl_ultra_low_pwr.1267997909 Jun 23 04:21:41 PM PDT 24 Jun 23 04:21:47 PM PDT 24 3220009016 ps
T576 /workspace/coverage/default/10.sysrst_ctrl_flash_wr_prot_out.161225967 Jun 23 04:24:55 PM PDT 24 Jun 23 04:24:58 PM PDT 24 2634731592 ps
T577 /workspace/coverage/default/8.sysrst_ctrl_edge_detect.1729969434 Jun 23 04:24:30 PM PDT 24 Jun 23 04:24:34 PM PDT 24 2477289190 ps
T578 /workspace/coverage/default/34.sysrst_ctrl_stress_all.3648096677 Jun 23 04:25:23 PM PDT 24 Jun 23 04:25:33 PM PDT 24 6643068378 ps
T579 /workspace/coverage/default/25.sysrst_ctrl_ultra_low_pwr.311750799 Jun 23 04:25:29 PM PDT 24 Jun 23 04:25:39 PM PDT 24 11282144978 ps
T118 /workspace/coverage/default/33.sysrst_ctrl_stress_all_with_rand_reset.3102081382 Jun 23 04:25:23 PM PDT 24 Jun 23 04:26:56 PM PDT 24 64760247907 ps
T580 /workspace/coverage/default/20.sysrst_ctrl_ec_pwr_on_rst.1036243400 Jun 23 04:25:03 PM PDT 24 Jun 23 04:25:15 PM PDT 24 4287052484 ps
T581 /workspace/coverage/default/45.sysrst_ctrl_in_out_inverted.1065007891 Jun 23 04:26:03 PM PDT 24 Jun 23 04:26:07 PM PDT 24 2474572048 ps
T346 /workspace/coverage/default/87.sysrst_ctrl_combo_detect_with_pre_cond.3374172538 Jun 23 04:25:56 PM PDT 24 Jun 23 04:30:20 PM PDT 24 110816514933 ps
T112 /workspace/coverage/default/14.sysrst_ctrl_ultra_low_pwr.2432291976 Jun 23 04:24:41 PM PDT 24 Jun 23 04:27:07 PM PDT 24 647653051708 ps
T582 /workspace/coverage/default/36.sysrst_ctrl_combo_detect_with_pre_cond.3831004212 Jun 23 04:25:26 PM PDT 24 Jun 23 04:29:32 PM PDT 24 92017876236 ps
T236 /workspace/coverage/default/13.sysrst_ctrl_combo_detect.3556559599 Jun 23 04:24:52 PM PDT 24 Jun 23 04:25:42 PM PDT 24 75335559508 ps
T94 /workspace/coverage/default/48.sysrst_ctrl_stress_all_with_rand_reset.3178978585 Jun 23 04:26:00 PM PDT 24 Jun 23 04:27:32 PM PDT 24 73276628505 ps
T583 /workspace/coverage/default/23.sysrst_ctrl_combo_detect_with_pre_cond.3726413540 Jun 23 04:25:18 PM PDT 24 Jun 23 04:26:27 PM PDT 24 27832717825 ps
T320 /workspace/coverage/default/43.sysrst_ctrl_stress_all.3055566181 Jun 23 04:26:00 PM PDT 24 Jun 23 04:27:46 PM PDT 24 292804888846 ps
T584 /workspace/coverage/default/26.sysrst_ctrl_stress_all.3970580037 Jun 23 04:25:09 PM PDT 24 Jun 23 04:28:01 PM PDT 24 272856614454 ps
T169 /workspace/coverage/default/37.sysrst_ctrl_edge_detect.1792136606 Jun 23 04:25:26 PM PDT 24 Jun 23 04:25:28 PM PDT 24 3397321415 ps
T326 /workspace/coverage/default/90.sysrst_ctrl_combo_detect_with_pre_cond.1606565052 Jun 23 04:26:01 PM PDT 24 Jun 23 04:26:59 PM PDT 24 88517010862 ps
T135 /workspace/coverage/default/49.sysrst_ctrl_edge_detect.721282397 Jun 23 04:25:54 PM PDT 24 Jun 23 04:25:58 PM PDT 24 4727376960 ps
T585 /workspace/coverage/default/35.sysrst_ctrl_stress_all.1785242621 Jun 23 04:25:26 PM PDT 24 Jun 23 04:25:31 PM PDT 24 15063998822 ps
T243 /workspace/coverage/default/7.sysrst_ctrl_combo_detect.3044421996 Jun 23 04:24:32 PM PDT 24 Jun 23 04:25:15 PM PDT 24 67217728114 ps
T586 /workspace/coverage/default/3.sysrst_ctrl_ec_pwr_on_rst.1204262699 Jun 23 04:24:38 PM PDT 24 Jun 23 04:24:47 PM PDT 24 5808696474 ps
T587 /workspace/coverage/default/46.sysrst_ctrl_ec_pwr_on_rst.2380512898 Jun 23 04:25:52 PM PDT 24 Jun 23 04:26:02 PM PDT 24 3376215608 ps
T588 /workspace/coverage/default/5.sysrst_ctrl_pin_access_test.3057202373 Jun 23 04:25:48 PM PDT 24 Jun 23 04:25:50 PM PDT 24 2209869157 ps
T589 /workspace/coverage/default/86.sysrst_ctrl_combo_detect_with_pre_cond.2536232220 Jun 23 04:25:57 PM PDT 24 Jun 23 04:26:43 PM PDT 24 24329673537 ps
T315 /workspace/coverage/default/6.sysrst_ctrl_combo_detect.494293304 Jun 23 04:24:45 PM PDT 24 Jun 23 04:27:34 PM PDT 24 127015892984 ps
T590 /workspace/coverage/default/47.sysrst_ctrl_flash_wr_prot_out.2493529953 Jun 23 04:25:53 PM PDT 24 Jun 23 04:25:56 PM PDT 24 2631582364 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%