Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.74 99.31 96.36 100.00 96.79 98.74 99.52 93.49


Total test records in report: 916
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html
T100 /workspace/coverage/default/44.sysrst_ctrl_combo_detect.462065930 Jun 26 04:55:30 PM PDT 24 Jun 26 05:01:22 PM PDT 24 143817255882 ps
T263 /workspace/coverage/default/36.sysrst_ctrl_stress_all.2896240826 Jun 26 04:55:05 PM PDT 24 Jun 26 04:58:44 PM PDT 24 88525408932 ps
T270 /workspace/coverage/default/0.sysrst_ctrl_auto_blk_key_output.1166902665 Jun 26 04:53:42 PM PDT 24 Jun 26 04:53:54 PM PDT 24 3513975032 ps
T271 /workspace/coverage/default/8.sysrst_ctrl_alert_test.2886827559 Jun 26 04:53:51 PM PDT 24 Jun 26 04:53:56 PM PDT 24 2047539902 ps
T264 /workspace/coverage/default/15.sysrst_ctrl_stress_all_with_rand_reset.2400314275 Jun 26 04:54:17 PM PDT 24 Jun 26 04:56:40 PM PDT 24 60048176576 ps
T89 /workspace/coverage/default/46.sysrst_ctrl_ultra_low_pwr.3799466220 Jun 26 04:55:31 PM PDT 24 Jun 26 04:55:43 PM PDT 24 6974124280 ps
T180 /workspace/coverage/default/20.sysrst_ctrl_edge_detect.3633228762 Jun 26 04:54:23 PM PDT 24 Jun 26 04:54:29 PM PDT 24 4378165859 ps
T272 /workspace/coverage/default/30.sysrst_ctrl_stress_all.289573129 Jun 26 04:54:54 PM PDT 24 Jun 26 04:55:10 PM PDT 24 7233595800 ps
T273 /workspace/coverage/default/34.sysrst_ctrl_pin_override_test.1775884062 Jun 26 04:54:51 PM PDT 24 Jun 26 04:55:00 PM PDT 24 2512783551 ps
T159 /workspace/coverage/default/13.sysrst_ctrl_edge_detect.1830017300 Jun 26 04:54:14 PM PDT 24 Jun 26 04:54:19 PM PDT 24 2971320444 ps
T274 /workspace/coverage/default/6.sysrst_ctrl_pin_access_test.3200104025 Jun 26 04:53:59 PM PDT 24 Jun 26 04:54:04 PM PDT 24 2074091200 ps
T133 /workspace/coverage/default/30.sysrst_ctrl_ultra_low_pwr.3028207909 Jun 26 04:54:59 PM PDT 24 Jun 26 04:55:04 PM PDT 24 5610393687 ps
T381 /workspace/coverage/default/78.sysrst_ctrl_combo_detect_with_pre_cond.114675770 Jun 26 04:55:34 PM PDT 24 Jun 26 04:56:08 PM PDT 24 70736883633 ps
T466 /workspace/coverage/default/15.sysrst_ctrl_alert_test.640871714 Jun 26 04:54:16 PM PDT 24 Jun 26 04:54:19 PM PDT 24 2033859360 ps
T163 /workspace/coverage/default/44.sysrst_ctrl_stress_all_with_rand_reset.120595518 Jun 26 04:55:30 PM PDT 24 Jun 26 04:57:48 PM PDT 24 51567940839 ps
T467 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst.2788780833 Jun 26 04:53:44 PM PDT 24 Jun 26 04:53:52 PM PDT 24 2221575327 ps
T468 /workspace/coverage/default/37.sysrst_ctrl_pin_access_test.1540546777 Jun 26 04:54:58 PM PDT 24 Jun 26 04:55:03 PM PDT 24 2194480799 ps
T155 /workspace/coverage/default/17.sysrst_ctrl_stress_all.1172266214 Jun 26 04:54:28 PM PDT 24 Jun 26 04:54:41 PM PDT 24 9686098517 ps
T276 /workspace/coverage/default/9.sysrst_ctrl_combo_detect_with_pre_cond.3250942951 Jun 26 04:54:08 PM PDT 24 Jun 26 04:54:53 PM PDT 24 68669647467 ps
T469 /workspace/coverage/default/11.sysrst_ctrl_pin_access_test.3220821996 Jun 26 04:54:08 PM PDT 24 Jun 26 04:54:13 PM PDT 24 2152468677 ps
T101 /workspace/coverage/default/34.sysrst_ctrl_combo_detect.1264039646 Jun 26 04:54:57 PM PDT 24 Jun 26 05:01:26 PM PDT 24 152161762732 ps
T470 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst.2064479822 Jun 26 04:53:41 PM PDT 24 Jun 26 04:53:49 PM PDT 24 2195305476 ps
T471 /workspace/coverage/default/25.sysrst_ctrl_ec_pwr_on_rst.1508136548 Jun 26 04:54:27 PM PDT 24 Jun 26 04:54:33 PM PDT 24 4098004396 ps
T472 /workspace/coverage/default/4.sysrst_ctrl_pin_access_test.3033956304 Jun 26 04:53:44 PM PDT 24 Jun 26 04:53:54 PM PDT 24 2028323123 ps
T156 /workspace/coverage/default/29.sysrst_ctrl_edge_detect.3252841965 Jun 26 04:54:49 PM PDT 24 Jun 26 04:55:00 PM PDT 24 3469057582 ps
T473 /workspace/coverage/default/14.sysrst_ctrl_ec_pwr_on_rst.684485814 Jun 26 04:54:12 PM PDT 24 Jun 26 04:54:15 PM PDT 24 3276792308 ps
T474 /workspace/coverage/default/25.sysrst_ctrl_ultra_low_pwr.2007624355 Jun 26 04:54:40 PM PDT 24 Jun 26 04:54:45 PM PDT 24 16573493926 ps
T397 /workspace/coverage/default/32.sysrst_ctrl_stress_all_with_rand_reset.187202731 Jun 26 04:54:52 PM PDT 24 Jun 26 04:55:39 PM PDT 24 88177847128 ps
T475 /workspace/coverage/default/48.sysrst_ctrl_ultra_low_pwr.2471561632 Jun 26 04:55:29 PM PDT 24 Jun 26 04:55:40 PM PDT 24 6936743198 ps
T476 /workspace/coverage/default/48.sysrst_ctrl_ec_pwr_on_rst.3725201594 Jun 26 04:55:23 PM PDT 24 Jun 26 04:55:40 PM PDT 24 4994758515 ps
T477 /workspace/coverage/default/12.sysrst_ctrl_flash_wr_prot_out.1931020379 Jun 26 04:54:10 PM PDT 24 Jun 26 04:54:19 PM PDT 24 2609233491 ps
T478 /workspace/coverage/default/19.sysrst_ctrl_combo_detect.2923847455 Jun 26 04:54:29 PM PDT 24 Jun 26 05:01:13 PM PDT 24 150840399760 ps
T479 /workspace/coverage/default/22.sysrst_ctrl_pin_access_test.117874831 Jun 26 04:54:29 PM PDT 24 Jun 26 04:54:37 PM PDT 24 2020710771 ps
T480 /workspace/coverage/default/48.sysrst_ctrl_auto_blk_key_output.3381216882 Jun 26 04:55:27 PM PDT 24 Jun 26 04:55:34 PM PDT 24 3373869812 ps
T481 /workspace/coverage/default/16.sysrst_ctrl_ultra_low_pwr.3114021624 Jun 26 04:54:21 PM PDT 24 Jun 26 04:54:28 PM PDT 24 7159077054 ps
T382 /workspace/coverage/default/30.sysrst_ctrl_combo_detect.781969134 Jun 26 04:54:46 PM PDT 24 Jun 26 04:59:50 PM PDT 24 156123550132 ps
T482 /workspace/coverage/default/4.sysrst_ctrl_in_out_inverted.1383980980 Jun 26 04:53:43 PM PDT 24 Jun 26 04:53:49 PM PDT 24 2501367508 ps
T178 /workspace/coverage/default/36.sysrst_ctrl_edge_detect.1162019850 Jun 26 04:55:04 PM PDT 24 Jun 26 04:55:13 PM PDT 24 4797582147 ps
T181 /workspace/coverage/default/46.sysrst_ctrl_combo_detect_with_pre_cond.1561774851 Jun 26 04:55:16 PM PDT 24 Jun 26 04:59:04 PM PDT 24 92701422354 ps
T182 /workspace/coverage/default/3.sysrst_ctrl_pin_access_test.354615544 Jun 26 04:53:44 PM PDT 24 Jun 26 04:53:51 PM PDT 24 2167014901 ps
T183 /workspace/coverage/default/34.sysrst_ctrl_auto_blk_key_output.24053170 Jun 26 04:54:55 PM PDT 24 Jun 26 04:55:01 PM PDT 24 3395038142 ps
T184 /workspace/coverage/default/21.sysrst_ctrl_in_out_inverted.911130980 Jun 26 04:54:31 PM PDT 24 Jun 26 04:54:38 PM PDT 24 2473669123 ps
T185 /workspace/coverage/default/10.sysrst_ctrl_auto_blk_key_output.1393382470 Jun 26 04:54:01 PM PDT 24 Jun 26 04:54:09 PM PDT 24 3039416265 ps
T186 /workspace/coverage/default/44.sysrst_ctrl_combo_detect_with_pre_cond.2259818612 Jun 26 04:55:25 PM PDT 24 Jun 26 04:56:44 PM PDT 24 106268422154 ps
T187 /workspace/coverage/default/8.sysrst_ctrl_smoke.3116144779 Jun 26 04:54:03 PM PDT 24 Jun 26 04:54:08 PM PDT 24 2151303164 ps
T188 /workspace/coverage/default/28.sysrst_ctrl_in_out_inverted.2149294556 Jun 26 04:54:55 PM PDT 24 Jun 26 04:54:59 PM PDT 24 2480621832 ps
T189 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.2710241688 Jun 26 04:53:44 PM PDT 24 Jun 26 04:53:49 PM PDT 24 2662794253 ps
T483 /workspace/coverage/default/5.sysrst_ctrl_smoke.502334279 Jun 26 04:53:52 PM PDT 24 Jun 26 04:53:57 PM PDT 24 2119387640 ps
T102 /workspace/coverage/default/12.sysrst_ctrl_stress_all.1645433681 Jun 26 04:54:08 PM PDT 24 Jun 26 05:03:28 PM PDT 24 232617167204 ps
T278 /workspace/coverage/default/23.sysrst_ctrl_stress_all.3682952900 Jun 26 04:54:29 PM PDT 24 Jun 26 04:55:36 PM PDT 24 101957834328 ps
T484 /workspace/coverage/default/30.sysrst_ctrl_auto_blk_key_output.2079874984 Jun 26 04:54:47 PM PDT 24 Jun 26 04:54:56 PM PDT 24 3748118742 ps
T380 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.2131696040 Jun 26 04:55:10 PM PDT 24 Jun 26 04:56:55 PM PDT 24 81625244763 ps
T485 /workspace/coverage/default/49.sysrst_ctrl_stress_all.1202462999 Jun 26 04:55:29 PM PDT 24 Jun 26 04:55:52 PM PDT 24 6621307647 ps
T486 /workspace/coverage/default/41.sysrst_ctrl_ec_pwr_on_rst.4017911504 Jun 26 04:55:06 PM PDT 24 Jun 26 04:55:24 PM PDT 24 5151228947 ps
T279 /workspace/coverage/default/21.sysrst_ctrl_combo_detect.625133886 Jun 26 04:54:29 PM PDT 24 Jun 26 05:01:17 PM PDT 24 159621669480 ps
T487 /workspace/coverage/default/41.sysrst_ctrl_smoke.3202575979 Jun 26 04:55:07 PM PDT 24 Jun 26 04:55:14 PM PDT 24 2132529779 ps
T488 /workspace/coverage/default/2.sysrst_ctrl_ultra_low_pwr.1030843098 Jun 26 04:53:45 PM PDT 24 Jun 26 04:53:56 PM PDT 24 4134846752 ps
T265 /workspace/coverage/default/45.sysrst_ctrl_combo_detect.3631405371 Jun 26 04:55:15 PM PDT 24 Jun 26 04:58:38 PM PDT 24 83350335552 ps
T489 /workspace/coverage/default/11.sysrst_ctrl_flash_wr_prot_out.2774528826 Jun 26 04:54:03 PM PDT 24 Jun 26 04:54:10 PM PDT 24 2628975787 ps
T320 /workspace/coverage/default/10.sysrst_ctrl_edge_detect.1552294329 Jun 26 04:53:59 PM PDT 24 Jun 26 04:54:05 PM PDT 24 4625179964 ps
T490 /workspace/coverage/default/18.sysrst_ctrl_pin_override_test.1600675974 Jun 26 04:54:32 PM PDT 24 Jun 26 04:54:36 PM PDT 24 2555337782 ps
T491 /workspace/coverage/default/10.sysrst_ctrl_in_out_inverted.3358200949 Jun 26 04:54:01 PM PDT 24 Jun 26 04:54:06 PM PDT 24 2476493026 ps
T492 /workspace/coverage/default/27.sysrst_ctrl_pin_access_test.3303181196 Jun 26 04:54:40 PM PDT 24 Jun 26 04:54:49 PM PDT 24 2102136990 ps
T173 /workspace/coverage/default/45.sysrst_ctrl_stress_all_with_rand_reset.1172630352 Jun 26 04:55:17 PM PDT 24 Jun 26 04:56:54 PM PDT 24 34939756471 ps
T356 /workspace/coverage/default/40.sysrst_ctrl_stress_all_with_rand_reset.255748407 Jun 26 04:55:10 PM PDT 24 Jun 26 04:55:56 PM PDT 24 146442675093 ps
T174 /workspace/coverage/default/44.sysrst_ctrl_stress_all.1260020109 Jun 26 04:55:22 PM PDT 24 Jun 26 04:57:19 PM PDT 24 95876189632 ps
T493 /workspace/coverage/default/44.sysrst_ctrl_ec_pwr_on_rst.1660027343 Jun 26 04:55:30 PM PDT 24 Jun 26 04:55:44 PM PDT 24 2644775007 ps
T494 /workspace/coverage/default/22.sysrst_ctrl_stress_all.8188930 Jun 26 04:54:38 PM PDT 24 Jun 26 04:54:46 PM PDT 24 15111486056 ps
T495 /workspace/coverage/default/37.sysrst_ctrl_flash_wr_prot_out.2053033742 Jun 26 04:55:04 PM PDT 24 Jun 26 04:55:12 PM PDT 24 2619205900 ps
T496 /workspace/coverage/default/17.sysrst_ctrl_ultra_low_pwr.818595118 Jun 26 04:54:20 PM PDT 24 Jun 26 04:54:23 PM PDT 24 4255947632 ps
T286 /workspace/coverage/default/4.sysrst_ctrl_sec_cm.1011733682 Jun 26 04:53:55 PM PDT 24 Jun 26 04:54:28 PM PDT 24 22015538150 ps
T497 /workspace/coverage/default/31.sysrst_ctrl_flash_wr_prot_out.888139984 Jun 26 04:54:57 PM PDT 24 Jun 26 04:55:01 PM PDT 24 2684292707 ps
T498 /workspace/coverage/default/18.sysrst_ctrl_ultra_low_pwr.2683985428 Jun 26 04:54:34 PM PDT 24 Jun 26 04:54:39 PM PDT 24 3039663226 ps
T499 /workspace/coverage/default/38.sysrst_ctrl_auto_blk_key_output.1516091301 Jun 26 04:55:02 PM PDT 24 Jun 26 04:55:17 PM PDT 24 3818077321 ps
T500 /workspace/coverage/default/32.sysrst_ctrl_pin_access_test.963817678 Jun 26 04:54:53 PM PDT 24 Jun 26 04:55:00 PM PDT 24 2106329956 ps
T384 /workspace/coverage/default/16.sysrst_ctrl_combo_detect_with_pre_cond.740122226 Jun 26 04:54:30 PM PDT 24 Jun 26 04:55:14 PM PDT 24 66092598998 ps
T501 /workspace/coverage/default/48.sysrst_ctrl_in_out_inverted.3393706731 Jun 26 04:55:21 PM PDT 24 Jun 26 04:55:26 PM PDT 24 2478284605 ps
T82 /workspace/coverage/default/15.sysrst_ctrl_ultra_low_pwr.4107472483 Jun 26 04:54:07 PM PDT 24 Jun 26 04:54:16 PM PDT 24 5133877428 ps
T141 /workspace/coverage/default/6.sysrst_ctrl_stress_all.460990861 Jun 26 04:54:06 PM PDT 24 Jun 26 04:54:19 PM PDT 24 13682392989 ps
T142 /workspace/coverage/default/8.sysrst_ctrl_edge_detect.3337457921 Jun 26 04:54:13 PM PDT 24 Jun 26 04:54:17 PM PDT 24 3951214812 ps
T143 /workspace/coverage/default/48.sysrst_ctrl_pin_override_test.1232081089 Jun 26 04:55:28 PM PDT 24 Jun 26 04:55:41 PM PDT 24 2509799813 ps
T144 /workspace/coverage/default/0.sysrst_ctrl_pin_override_test.1944109429 Jun 26 04:53:52 PM PDT 24 Jun 26 04:54:02 PM PDT 24 2511725828 ps
T145 /workspace/coverage/default/36.sysrst_ctrl_ultra_low_pwr.2407646365 Jun 26 04:55:01 PM PDT 24 Jun 26 04:55:06 PM PDT 24 4213025178 ps
T146 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.2518359622 Jun 26 04:55:30 PM PDT 24 Jun 26 04:56:49 PM PDT 24 57764529479 ps
T147 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.2983060299 Jun 26 04:54:47 PM PDT 24 Jun 26 04:54:57 PM PDT 24 2612878847 ps
T148 /workspace/coverage/default/11.sysrst_ctrl_combo_detect.1893686067 Jun 26 04:54:03 PM PDT 24 Jun 26 04:55:12 PM PDT 24 131017044462 ps
T149 /workspace/coverage/default/39.sysrst_ctrl_alert_test.1113422809 Jun 26 04:55:05 PM PDT 24 Jun 26 04:55:12 PM PDT 24 2028975244 ps
T502 /workspace/coverage/default/47.sysrst_ctrl_combo_detect.287790376 Jun 26 04:55:21 PM PDT 24 Jun 26 05:00:12 PM PDT 24 114899431162 ps
T352 /workspace/coverage/default/24.sysrst_ctrl_stress_all_with_rand_reset.2912314461 Jun 26 04:54:30 PM PDT 24 Jun 26 04:55:53 PM PDT 24 39449091476 ps
T503 /workspace/coverage/default/14.sysrst_ctrl_alert_test.2871549943 Jun 26 04:54:35 PM PDT 24 Jun 26 04:54:41 PM PDT 24 2014600436 ps
T190 /workspace/coverage/default/17.sysrst_ctrl_edge_detect.1366058610 Jun 26 04:54:28 PM PDT 24 Jun 26 04:54:38 PM PDT 24 3411810437 ps
T504 /workspace/coverage/default/7.sysrst_ctrl_flash_wr_prot_out.4220715018 Jun 26 04:53:54 PM PDT 24 Jun 26 04:54:02 PM PDT 24 2615952122 ps
T157 /workspace/coverage/default/38.sysrst_ctrl_edge_detect.1732953011 Jun 26 04:55:05 PM PDT 24 Jun 26 04:55:17 PM PDT 24 5394482706 ps
T505 /workspace/coverage/default/37.sysrst_ctrl_combo_detect_with_pre_cond.827867262 Jun 26 04:55:02 PM PDT 24 Jun 26 04:55:27 PM PDT 24 41214141124 ps
T256 /workspace/coverage/default/6.sysrst_ctrl_stress_all_with_rand_reset.650741446 Jun 26 04:53:58 PM PDT 24 Jun 26 04:54:40 PM PDT 24 66119677650 ps
T506 /workspace/coverage/default/29.sysrst_ctrl_flash_wr_prot_out.4230021275 Jun 26 04:54:37 PM PDT 24 Jun 26 04:54:44 PM PDT 24 2615488108 ps
T507 /workspace/coverage/default/42.sysrst_ctrl_auto_blk_key_output.3056506543 Jun 26 04:55:09 PM PDT 24 Jun 26 04:55:17 PM PDT 24 3888502831 ps
T508 /workspace/coverage/default/26.sysrst_ctrl_pin_access_test.3483487867 Jun 26 04:54:48 PM PDT 24 Jun 26 04:54:53 PM PDT 24 2263419318 ps
T509 /workspace/coverage/default/21.sysrst_ctrl_pin_override_test.2472702753 Jun 26 04:54:25 PM PDT 24 Jun 26 04:54:32 PM PDT 24 2520433253 ps
T87 /workspace/coverage/default/44.sysrst_ctrl_edge_detect.1533916289 Jun 26 04:55:31 PM PDT 24 Jun 26 04:55:42 PM PDT 24 2733402771 ps
T510 /workspace/coverage/default/32.sysrst_ctrl_flash_wr_prot_out.3795948934 Jun 26 04:54:46 PM PDT 24 Jun 26 04:54:55 PM PDT 24 2613472933 ps
T511 /workspace/coverage/default/34.sysrst_ctrl_alert_test.92573633 Jun 26 04:54:55 PM PDT 24 Jun 26 04:54:59 PM PDT 24 2026484995 ps
T512 /workspace/coverage/default/11.sysrst_ctrl_ultra_low_pwr.3615124170 Jun 26 04:54:07 PM PDT 24 Jun 26 04:54:17 PM PDT 24 9866083790 ps
T280 /workspace/coverage/default/46.sysrst_ctrl_combo_detect.2937936570 Jun 26 04:55:30 PM PDT 24 Jun 26 05:02:57 PM PDT 24 172457223462 ps
T177 /workspace/coverage/default/39.sysrst_ctrl_edge_detect.1772949407 Jun 26 04:55:00 PM PDT 24 Jun 26 04:55:05 PM PDT 24 2448838930 ps
T513 /workspace/coverage/default/21.sysrst_ctrl_ultra_low_pwr.2500940833 Jun 26 04:54:28 PM PDT 24 Jun 26 04:54:39 PM PDT 24 12938526484 ps
T126 /workspace/coverage/default/48.sysrst_ctrl_stress_all.584462051 Jun 26 04:55:29 PM PDT 24 Jun 26 04:56:04 PM PDT 24 14138810838 ps
T514 /workspace/coverage/default/27.sysrst_ctrl_smoke.2309826775 Jun 26 04:54:39 PM PDT 24 Jun 26 04:54:45 PM PDT 24 2117559292 ps
T515 /workspace/coverage/default/41.sysrst_ctrl_auto_blk_key_output.226924483 Jun 26 04:55:09 PM PDT 24 Jun 26 04:55:17 PM PDT 24 3253237265 ps
T516 /workspace/coverage/default/45.sysrst_ctrl_pin_access_test.1475846993 Jun 26 04:55:31 PM PDT 24 Jun 26 04:55:45 PM PDT 24 2246467319 ps
T517 /workspace/coverage/default/44.sysrst_ctrl_smoke.3119542313 Jun 26 04:55:13 PM PDT 24 Jun 26 04:55:24 PM PDT 24 2113132257 ps
T518 /workspace/coverage/default/73.sysrst_ctrl_combo_detect_with_pre_cond.502968503 Jun 26 04:55:51 PM PDT 24 Jun 26 04:56:27 PM PDT 24 49656303806 ps
T519 /workspace/coverage/default/16.sysrst_ctrl_ec_pwr_on_rst.1174542979 Jun 26 04:54:15 PM PDT 24 Jun 26 04:54:22 PM PDT 24 3058478481 ps
T520 /workspace/coverage/default/7.sysrst_ctrl_stress_all.2039577149 Jun 26 04:53:59 PM PDT 24 Jun 26 04:54:17 PM PDT 24 6909754171 ps
T521 /workspace/coverage/default/8.sysrst_ctrl_combo_detect.327530856 Jun 26 04:54:03 PM PDT 24 Jun 26 04:55:24 PM PDT 24 176095216316 ps
T522 /workspace/coverage/default/12.sysrst_ctrl_pin_override_test.4088971024 Jun 26 04:54:10 PM PDT 24 Jun 26 04:54:16 PM PDT 24 2520480088 ps
T523 /workspace/coverage/default/23.sysrst_ctrl_ec_pwr_on_rst.828432697 Jun 26 04:54:25 PM PDT 24 Jun 26 04:54:29 PM PDT 24 3266362629 ps
T372 /workspace/coverage/default/60.sysrst_ctrl_combo_detect_with_pre_cond.897817714 Jun 26 04:55:27 PM PDT 24 Jun 26 04:58:57 PM PDT 24 82990828012 ps
T246 /workspace/coverage/default/41.sysrst_ctrl_combo_detect_with_pre_cond.2693411225 Jun 26 04:55:16 PM PDT 24 Jun 26 04:56:26 PM PDT 24 23833908224 ps
T524 /workspace/coverage/default/44.sysrst_ctrl_auto_blk_key_output.1385898151 Jun 26 04:55:13 PM PDT 24 Jun 26 04:55:21 PM PDT 24 3647267194 ps
T525 /workspace/coverage/default/48.sysrst_ctrl_combo_detect_with_pre_cond.3533685619 Jun 26 04:55:30 PM PDT 24 Jun 26 04:56:18 PM PDT 24 32756126238 ps
T526 /workspace/coverage/default/35.sysrst_ctrl_pin_override_test.326754912 Jun 26 04:54:59 PM PDT 24 Jun 26 04:55:08 PM PDT 24 2514419992 ps
T164 /workspace/coverage/default/10.sysrst_ctrl_stress_all_with_rand_reset.3587343535 Jun 26 04:54:01 PM PDT 24 Jun 26 04:56:50 PM PDT 24 70486067322 ps
T257 /workspace/coverage/default/36.sysrst_ctrl_combo_detect.2648954914 Jun 26 04:55:07 PM PDT 24 Jun 26 04:55:32 PM PDT 24 34141856047 ps
T127 /workspace/coverage/default/42.sysrst_ctrl_stress_all_with_rand_reset.3835138029 Jun 26 04:55:26 PM PDT 24 Jun 26 04:57:20 PM PDT 24 46074105497 ps
T527 /workspace/coverage/default/13.sysrst_ctrl_flash_wr_prot_out.3373767621 Jun 26 04:54:05 PM PDT 24 Jun 26 04:54:11 PM PDT 24 2627551248 ps
T528 /workspace/coverage/default/46.sysrst_ctrl_pin_override_test.1439206392 Jun 26 04:55:31 PM PDT 24 Jun 26 04:55:41 PM PDT 24 2534107888 ps
T83 /workspace/coverage/default/5.sysrst_ctrl_stress_all_with_rand_reset.366531710 Jun 26 04:53:48 PM PDT 24 Jun 26 04:54:54 PM PDT 24 39769665464 ps
T529 /workspace/coverage/default/31.sysrst_ctrl_smoke.956990603 Jun 26 04:54:53 PM PDT 24 Jun 26 04:55:01 PM PDT 24 2112969479 ps
T530 /workspace/coverage/default/6.sysrst_ctrl_smoke.424934863 Jun 26 04:54:00 PM PDT 24 Jun 26 04:54:06 PM PDT 24 2114935961 ps
T103 /workspace/coverage/default/32.sysrst_ctrl_auto_blk_key_output.422848301 Jun 26 04:54:50 PM PDT 24 Jun 26 04:55:02 PM PDT 24 3650099172 ps
T531 /workspace/coverage/default/34.sysrst_ctrl_stress_all.2494079243 Jun 26 04:55:01 PM PDT 24 Jun 26 04:55:15 PM PDT 24 14611411138 ps
T532 /workspace/coverage/default/28.sysrst_ctrl_pin_access_test.3998142466 Jun 26 04:54:46 PM PDT 24 Jun 26 04:54:52 PM PDT 24 2125733543 ps
T533 /workspace/coverage/default/23.sysrst_ctrl_in_out_inverted.858164717 Jun 26 04:54:30 PM PDT 24 Jun 26 04:54:35 PM PDT 24 2503699437 ps
T534 /workspace/coverage/default/13.sysrst_ctrl_auto_blk_key_output.2151327227 Jun 26 04:54:03 PM PDT 24 Jun 26 04:54:16 PM PDT 24 3596452889 ps
T535 /workspace/coverage/default/17.sysrst_ctrl_flash_wr_prot_out.804271168 Jun 26 04:54:31 PM PDT 24 Jun 26 04:54:35 PM PDT 24 2703681786 ps
T536 /workspace/coverage/default/19.sysrst_ctrl_edge_detect.4053313870 Jun 26 04:54:22 PM PDT 24 Jun 26 04:54:25 PM PDT 24 3110135880 ps
T537 /workspace/coverage/default/13.sysrst_ctrl_ec_pwr_on_rst.3494155157 Jun 26 04:54:05 PM PDT 24 Jun 26 04:54:22 PM PDT 24 3560976525 ps
T538 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.2247879133 Jun 26 04:53:51 PM PDT 24 Jun 26 04:54:02 PM PDT 24 2611352348 ps
T539 /workspace/coverage/default/38.sysrst_ctrl_pin_override_test.3229547709 Jun 26 04:55:04 PM PDT 24 Jun 26 04:55:11 PM PDT 24 2576323723 ps
T540 /workspace/coverage/default/45.sysrst_ctrl_smoke.4293871796 Jun 26 04:55:13 PM PDT 24 Jun 26 04:55:23 PM PDT 24 2110395670 ps
T357 /workspace/coverage/default/33.sysrst_ctrl_combo_detect_with_pre_cond.1949917556 Jun 26 04:55:21 PM PDT 24 Jun 26 04:57:02 PM PDT 24 76039227169 ps
T179 /workspace/coverage/default/14.sysrst_ctrl_stress_all.2419030918 Jun 26 04:54:20 PM PDT 24 Jun 26 04:54:32 PM PDT 24 16533567158 ps
T541 /workspace/coverage/default/36.sysrst_ctrl_auto_blk_key_output.3491561112 Jun 26 04:54:59 PM PDT 24 Jun 26 04:56:33 PM PDT 24 34190231271 ps
T542 /workspace/coverage/default/42.sysrst_ctrl_stress_all.1919890778 Jun 26 04:55:22 PM PDT 24 Jun 26 04:55:48 PM PDT 24 9433559716 ps
T543 /workspace/coverage/default/40.sysrst_ctrl_pin_access_test.1222444319 Jun 26 04:55:05 PM PDT 24 Jun 26 04:55:16 PM PDT 24 2082580993 ps
T544 /workspace/coverage/default/41.sysrst_ctrl_stress_all.575657715 Jun 26 04:55:12 PM PDT 24 Jun 26 04:55:33 PM PDT 24 14589859112 ps
T158 /workspace/coverage/default/1.sysrst_ctrl_edge_detect.4047979021 Jun 26 04:53:33 PM PDT 24 Jun 26 04:53:45 PM PDT 24 5485636626 ps
T545 /workspace/coverage/default/11.sysrst_ctrl_auto_blk_key_output.1372933054 Jun 26 04:53:59 PM PDT 24 Jun 26 04:54:04 PM PDT 24 3153546320 ps
T546 /workspace/coverage/default/4.sysrst_ctrl_alert_test.926271307 Jun 26 04:54:08 PM PDT 24 Jun 26 04:54:13 PM PDT 24 2038077828 ps
T377 /workspace/coverage/default/47.sysrst_ctrl_combo_detect_with_pre_cond.2955671546 Jun 26 04:55:27 PM PDT 24 Jun 26 04:56:53 PM PDT 24 59606730030 ps
T175 /workspace/coverage/default/6.sysrst_ctrl_edge_detect.1790526007 Jun 26 04:53:58 PM PDT 24 Jun 26 04:54:05 PM PDT 24 5155908667 ps
T547 /workspace/coverage/default/5.sysrst_ctrl_pin_override_test.106517024 Jun 26 04:54:03 PM PDT 24 Jun 26 04:54:09 PM PDT 24 2533093019 ps
T386 /workspace/coverage/default/4.sysrst_ctrl_combo_detect.1860049627 Jun 26 04:53:49 PM PDT 24 Jun 26 04:54:42 PM PDT 24 71674313813 ps
T548 /workspace/coverage/default/8.sysrst_ctrl_flash_wr_prot_out.4024940941 Jun 26 04:53:57 PM PDT 24 Jun 26 04:54:07 PM PDT 24 2614778585 ps
T549 /workspace/coverage/default/10.sysrst_ctrl_stress_all.198184158 Jun 26 04:53:59 PM PDT 24 Jun 26 05:12:04 PM PDT 24 686303024347 ps
T212 /workspace/coverage/default/8.sysrst_ctrl_stress_all.2475737052 Jun 26 04:54:02 PM PDT 24 Jun 26 04:54:25 PM PDT 24 7304243035 ps
T215 /workspace/coverage/default/0.sysrst_ctrl_flash_wr_prot_out.3390266986 Jun 26 04:53:38 PM PDT 24 Jun 26 04:53:44 PM PDT 24 2630031111 ps
T216 /workspace/coverage/default/3.sysrst_ctrl_alert_test.1370205863 Jun 26 04:53:43 PM PDT 24 Jun 26 04:53:49 PM PDT 24 2037557792 ps
T217 /workspace/coverage/default/16.sysrst_ctrl_stress_all_with_rand_reset.2795343411 Jun 26 04:54:25 PM PDT 24 Jun 26 04:55:44 PM PDT 24 57759180504 ps
T218 /workspace/coverage/default/14.sysrst_ctrl_flash_wr_prot_out.943047653 Jun 26 04:54:13 PM PDT 24 Jun 26 04:54:17 PM PDT 24 2627951424 ps
T219 /workspace/coverage/default/24.sysrst_ctrl_flash_wr_prot_out.2297635453 Jun 26 04:54:31 PM PDT 24 Jun 26 04:54:41 PM PDT 24 2611966681 ps
T220 /workspace/coverage/default/28.sysrst_ctrl_combo_detect.833883401 Jun 26 04:54:38 PM PDT 24 Jun 26 04:56:54 PM PDT 24 48492560818 ps
T221 /workspace/coverage/default/37.sysrst_ctrl_stress_all_with_rand_reset.129848169 Jun 26 04:55:03 PM PDT 24 Jun 26 04:55:49 PM PDT 24 16090112705 ps
T222 /workspace/coverage/default/1.sysrst_ctrl_flash_wr_prot_out.1427216150 Jun 26 04:53:38 PM PDT 24 Jun 26 04:53:49 PM PDT 24 2614761425 ps
T223 /workspace/coverage/default/46.sysrst_ctrl_auto_blk_key_output.806165590 Jun 26 04:55:15 PM PDT 24 Jun 26 04:55:28 PM PDT 24 3186949152 ps
T334 /workspace/coverage/default/6.sysrst_ctrl_flash_wr_prot_out.3401844452 Jun 26 04:53:49 PM PDT 24 Jun 26 04:53:55 PM PDT 24 2636960179 ps
T335 /workspace/coverage/default/19.sysrst_ctrl_pin_access_test.2648072431 Jun 26 04:54:27 PM PDT 24 Jun 26 04:54:31 PM PDT 24 2289191302 ps
T336 /workspace/coverage/default/43.sysrst_ctrl_edge_detect.2994413067 Jun 26 04:55:16 PM PDT 24 Jun 26 04:55:30 PM PDT 24 4658839726 ps
T550 /workspace/coverage/default/33.sysrst_ctrl_flash_wr_prot_out.2681242671 Jun 26 04:54:53 PM PDT 24 Jun 26 04:54:57 PM PDT 24 2628819541 ps
T551 /workspace/coverage/default/18.sysrst_ctrl_alert_test.3416723374 Jun 26 04:54:27 PM PDT 24 Jun 26 04:54:35 PM PDT 24 2009858370 ps
T552 /workspace/coverage/default/3.sysrst_ctrl_ec_pwr_on_rst.1043894324 Jun 26 04:53:46 PM PDT 24 Jun 26 04:53:57 PM PDT 24 2667507440 ps
T553 /workspace/coverage/default/34.sysrst_ctrl_ultra_low_pwr.2363939309 Jun 26 04:55:00 PM PDT 24 Jun 26 04:55:07 PM PDT 24 6988720189 ps
T554 /workspace/coverage/default/30.sysrst_ctrl_flash_wr_prot_out.1681290603 Jun 26 04:54:52 PM PDT 24 Jun 26 04:55:01 PM PDT 24 2611868190 ps
T555 /workspace/coverage/default/7.sysrst_ctrl_auto_blk_key_output.1950784886 Jun 26 04:53:55 PM PDT 24 Jun 26 04:54:07 PM PDT 24 3386187428 ps
T556 /workspace/coverage/default/17.sysrst_ctrl_combo_detect.431322917 Jun 26 04:54:23 PM PDT 24 Jun 26 04:55:28 PM PDT 24 105563735414 ps
T557 /workspace/coverage/default/10.sysrst_ctrl_ec_pwr_on_rst.114135524 Jun 26 04:54:05 PM PDT 24 Jun 26 04:54:17 PM PDT 24 3447330569 ps
T558 /workspace/coverage/default/24.sysrst_ctrl_in_out_inverted.1088562430 Jun 26 04:54:32 PM PDT 24 Jun 26 04:54:37 PM PDT 24 2522115633 ps
T225 /workspace/coverage/default/15.sysrst_ctrl_edge_detect.2912030436 Jun 26 04:54:17 PM PDT 24 Jun 26 04:54:26 PM PDT 24 3251397954 ps
T559 /workspace/coverage/default/13.sysrst_ctrl_alert_test.1818616137 Jun 26 04:54:04 PM PDT 24 Jun 26 04:54:09 PM PDT 24 2038099639 ps
T560 /workspace/coverage/default/21.sysrst_ctrl_alert_test.244019741 Jun 26 04:54:31 PM PDT 24 Jun 26 04:54:35 PM PDT 24 2065121079 ps
T378 /workspace/coverage/default/39.sysrst_ctrl_combo_detect_with_pre_cond.3059882047 Jun 26 04:55:06 PM PDT 24 Jun 26 04:56:09 PM PDT 24 85610822762 ps
T561 /workspace/coverage/default/42.sysrst_ctrl_smoke.4048966142 Jun 26 04:55:29 PM PDT 24 Jun 26 04:55:39 PM PDT 24 2113196160 ps
T562 /workspace/coverage/default/41.sysrst_ctrl_ultra_low_pwr.3031201214 Jun 26 04:55:08 PM PDT 24 Jun 26 04:55:15 PM PDT 24 6496513998 ps
T247 /workspace/coverage/default/81.sysrst_ctrl_combo_detect_with_pre_cond.4229972233 Jun 26 04:55:47 PM PDT 24 Jun 26 04:56:53 PM PDT 24 22581159801 ps
T563 /workspace/coverage/default/47.sysrst_ctrl_smoke.3430117671 Jun 26 04:55:22 PM PDT 24 Jun 26 04:55:31 PM PDT 24 2113546836 ps
T564 /workspace/coverage/default/85.sysrst_ctrl_combo_detect_with_pre_cond.1335780624 Jun 26 04:55:34 PM PDT 24 Jun 26 04:56:12 PM PDT 24 47335760499 ps
T565 /workspace/coverage/default/44.sysrst_ctrl_flash_wr_prot_out.2261581939 Jun 26 04:55:38 PM PDT 24 Jun 26 04:55:44 PM PDT 24 2637863927 ps
T566 /workspace/coverage/default/30.sysrst_ctrl_alert_test.3543738306 Jun 26 04:54:54 PM PDT 24 Jun 26 04:55:02 PM PDT 24 2014537095 ps
T128 /workspace/coverage/default/31.sysrst_ctrl_ultra_low_pwr.3825124048 Jun 26 04:54:58 PM PDT 24 Jun 26 04:55:04 PM PDT 24 5330790106 ps
T310 /workspace/coverage/default/2.sysrst_ctrl_sec_cm.1649529649 Jun 26 04:53:55 PM PDT 24 Jun 26 04:54:57 PM PDT 24 42015084908 ps
T191 /workspace/coverage/default/39.sysrst_ctrl_stress_all.3082081160 Jun 26 04:55:11 PM PDT 24 Jun 26 04:56:56 PM PDT 24 39647546529 ps
T379 /workspace/coverage/default/56.sysrst_ctrl_combo_detect_with_pre_cond.1999282721 Jun 26 04:55:34 PM PDT 24 Jun 26 04:59:22 PM PDT 24 89153434123 ps
T567 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst.2844154941 Jun 26 04:53:55 PM PDT 24 Jun 26 04:54:00 PM PDT 24 2456734556 ps
T568 /workspace/coverage/default/19.sysrst_ctrl_alert_test.1826779084 Jun 26 04:54:21 PM PDT 24 Jun 26 04:54:24 PM PDT 24 2028625598 ps
T569 /workspace/coverage/default/9.sysrst_ctrl_in_out_inverted.293690270 Jun 26 04:54:01 PM PDT 24 Jun 26 04:54:06 PM PDT 24 2507415887 ps
T570 /workspace/coverage/default/45.sysrst_ctrl_ultra_low_pwr.2255567920 Jun 26 04:55:24 PM PDT 24 Jun 26 04:55:31 PM PDT 24 3035458149 ps
T571 /workspace/coverage/default/28.sysrst_ctrl_stress_all.4226794911 Jun 26 04:54:44 PM PDT 24 Jun 26 04:54:52 PM PDT 24 8862533335 ps
T572 /workspace/coverage/default/1.sysrst_ctrl_ultra_low_pwr.2668224496 Jun 26 04:53:45 PM PDT 24 Jun 26 04:53:57 PM PDT 24 6465481882 ps
T573 /workspace/coverage/default/10.sysrst_ctrl_flash_wr_prot_out.2028627387 Jun 26 04:54:05 PM PDT 24 Jun 26 04:54:10 PM PDT 24 2640624374 ps
T574 /workspace/coverage/default/38.sysrst_ctrl_ec_pwr_on_rst.120923402 Jun 26 04:55:01 PM PDT 24 Jun 26 04:55:09 PM PDT 24 4329305315 ps
T575 /workspace/coverage/default/41.sysrst_ctrl_in_out_inverted.163867505 Jun 26 04:55:23 PM PDT 24 Jun 26 04:55:30 PM PDT 24 2489185650 ps
T576 /workspace/coverage/default/15.sysrst_ctrl_ec_pwr_on_rst.4188658011 Jun 26 04:54:08 PM PDT 24 Jun 26 04:54:16 PM PDT 24 3658077083 ps
T577 /workspace/coverage/default/47.sysrst_ctrl_alert_test.3378822805 Jun 26 04:55:22 PM PDT 24 Jun 26 04:55:30 PM PDT 24 2009044499 ps
T578 /workspace/coverage/default/12.sysrst_ctrl_auto_blk_key_output.3764257416 Jun 26 04:54:10 PM PDT 24 Jun 26 04:54:21 PM PDT 24 3296812449 ps
T134 /workspace/coverage/default/7.sysrst_ctrl_stress_all_with_rand_reset.1571749834 Jun 26 04:53:51 PM PDT 24 Jun 26 04:55:43 PM PDT 24 167519081000 ps
T135 /workspace/coverage/default/10.sysrst_ctrl_ultra_low_pwr.2350229551 Jun 26 04:53:58 PM PDT 24 Jun 26 04:54:10 PM PDT 24 6830296726 ps
T579 /workspace/coverage/default/9.sysrst_ctrl_ultra_low_pwr.289810008 Jun 26 04:53:50 PM PDT 24 Jun 26 04:53:55 PM PDT 24 7624526069 ps
T580 /workspace/coverage/default/43.sysrst_ctrl_in_out_inverted.2325487968 Jun 26 04:55:05 PM PDT 24 Jun 26 04:55:13 PM PDT 24 2465709213 ps
T581 /workspace/coverage/default/23.sysrst_ctrl_flash_wr_prot_out.1643217162 Jun 26 04:54:36 PM PDT 24 Jun 26 04:54:41 PM PDT 24 2629012299 ps
T582 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.2513450264 Jun 26 04:53:37 PM PDT 24 Jun 26 04:54:55 PM PDT 24 53439316398 ps
T583 /workspace/coverage/default/6.sysrst_ctrl_ultra_low_pwr.480187448 Jun 26 04:54:01 PM PDT 24 Jun 26 04:54:11 PM PDT 24 5705571049 ps
T401 /workspace/coverage/default/29.sysrst_ctrl_ultra_low_pwr.3762664104 Jun 26 04:54:46 PM PDT 24 Jun 26 04:57:14 PM PDT 24 513598120125 ps
T584 /workspace/coverage/default/96.sysrst_ctrl_combo_detect_with_pre_cond.3953858089 Jun 26 04:55:36 PM PDT 24 Jun 26 04:56:15 PM PDT 24 27085144473 ps
T585 /workspace/coverage/default/18.sysrst_ctrl_flash_wr_prot_out.2486366522 Jun 26 04:54:18 PM PDT 24 Jun 26 04:54:21 PM PDT 24 2634252405 ps
T586 /workspace/coverage/default/46.sysrst_ctrl_stress_all.4290014570 Jun 26 04:55:33 PM PDT 24 Jun 26 04:55:46 PM PDT 24 10174867247 ps
T587 /workspace/coverage/default/16.sysrst_ctrl_flash_wr_prot_out.813485927 Jun 26 04:54:19 PM PDT 24 Jun 26 04:54:25 PM PDT 24 2617322955 ps
T104 /workspace/coverage/default/20.sysrst_ctrl_stress_all_with_rand_reset.3128398664 Jun 26 04:54:31 PM PDT 24 Jun 26 04:55:41 PM PDT 24 227944457765 ps
T588 /workspace/coverage/default/31.sysrst_ctrl_ec_pwr_on_rst.2037236852 Jun 26 04:54:54 PM PDT 24 Jun 26 04:54:59 PM PDT 24 2906046234 ps
T383 /workspace/coverage/default/11.sysrst_ctrl_stress_all.4082334437 Jun 26 04:54:15 PM PDT 24 Jun 26 04:54:38 PM PDT 24 520017143410 ps
T589 /workspace/coverage/default/12.sysrst_ctrl_in_out_inverted.3322847499 Jun 26 04:54:10 PM PDT 24 Jun 26 04:54:15 PM PDT 24 2460518270 ps
T590 /workspace/coverage/default/49.sysrst_ctrl_pin_override_test.579445448 Jun 26 04:55:23 PM PDT 24 Jun 26 04:55:31 PM PDT 24 2518249624 ps
T591 /workspace/coverage/default/46.sysrst_ctrl_smoke.1477400327 Jun 26 04:55:13 PM PDT 24 Jun 26 04:55:24 PM PDT 24 2111791801 ps
T592 /workspace/coverage/default/30.sysrst_ctrl_pin_access_test.3076189372 Jun 26 04:55:01 PM PDT 24 Jun 26 04:55:06 PM PDT 24 2087684165 ps
T593 /workspace/coverage/default/43.sysrst_ctrl_alert_test.2069820739 Jun 26 04:55:09 PM PDT 24 Jun 26 04:55:18 PM PDT 24 2019245439 ps
T594 /workspace/coverage/default/4.sysrst_ctrl_ec_pwr_on_rst.1438616925 Jun 26 04:53:50 PM PDT 24 Jun 26 04:53:57 PM PDT 24 3811302068 ps
T595 /workspace/coverage/default/35.sysrst_ctrl_alert_test.4274620389 Jun 26 04:55:03 PM PDT 24 Jun 26 04:55:12 PM PDT 24 2013337152 ps
T84 /workspace/coverage/default/27.sysrst_ctrl_ultra_low_pwr.2626308841 Jun 26 04:54:36 PM PDT 24 Jun 26 04:54:48 PM PDT 24 5001436189 ps
T596 /workspace/coverage/default/20.sysrst_ctrl_in_out_inverted.1692614527 Jun 26 04:54:24 PM PDT 24 Jun 26 04:54:39 PM PDT 24 2463170949 ps
T365 /workspace/coverage/default/88.sysrst_ctrl_combo_detect_with_pre_cond.2174122577 Jun 26 04:55:42 PM PDT 24 Jun 26 04:56:02 PM PDT 24 66702119737 ps
T597 /workspace/coverage/default/47.sysrst_ctrl_flash_wr_prot_out.1698831270 Jun 26 04:55:27 PM PDT 24 Jun 26 04:55:36 PM PDT 24 2617961855 ps
T598 /workspace/coverage/default/26.sysrst_ctrl_pin_override_test.2832997930 Jun 26 04:54:37 PM PDT 24 Jun 26 04:54:42 PM PDT 24 2528315629 ps
T599 /workspace/coverage/default/39.sysrst_ctrl_ec_pwr_on_rst.2036501478 Jun 26 04:55:00 PM PDT 24 Jun 26 04:55:06 PM PDT 24 3159891941 ps
T600 /workspace/coverage/default/28.sysrst_ctrl_alert_test.3814952580 Jun 26 04:54:50 PM PDT 24 Jun 26 04:54:54 PM PDT 24 2018344777 ps
T601 /workspace/coverage/default/13.sysrst_ctrl_pin_access_test.1418664813 Jun 26 04:54:05 PM PDT 24 Jun 26 04:54:10 PM PDT 24 2168449005 ps
T602 /workspace/coverage/default/35.sysrst_ctrl_smoke.3561632897 Jun 26 04:54:59 PM PDT 24 Jun 26 04:55:05 PM PDT 24 2112173844 ps
T603 /workspace/coverage/default/0.sysrst_ctrl_stress_all.1709323974 Jun 26 04:53:41 PM PDT 24 Jun 26 04:54:11 PM PDT 24 9433282509 ps
T604 /workspace/coverage/default/25.sysrst_ctrl_combo_detect_with_pre_cond.561550845 Jun 26 04:54:32 PM PDT 24 Jun 26 04:57:37 PM PDT 24 76466563190 ps
T605 /workspace/coverage/default/77.sysrst_ctrl_combo_detect_with_pre_cond.3243688766 Jun 26 04:55:36 PM PDT 24 Jun 26 04:56:24 PM PDT 24 34629258198 ps
T606 /workspace/coverage/default/13.sysrst_ctrl_smoke.1752738286 Jun 26 04:54:09 PM PDT 24 Jun 26 04:54:13 PM PDT 24 2160336898 ps
T607 /workspace/coverage/default/3.sysrst_ctrl_smoke.2438633179 Jun 26 04:53:50 PM PDT 24 Jun 26 04:53:56 PM PDT 24 2129847226 ps
T608 /workspace/coverage/default/6.sysrst_ctrl_combo_detect_with_pre_cond.1809128561 Jun 26 04:53:50 PM PDT 24 Jun 26 04:54:16 PM PDT 24 31294157813 ps
T609 /workspace/coverage/default/21.sysrst_ctrl_stress_all.3631813570 Jun 26 04:54:24 PM PDT 24 Jun 26 04:54:31 PM PDT 24 6625736689 ps
T361 /workspace/coverage/default/18.sysrst_ctrl_combo_detect.2625123955 Jun 26 04:54:24 PM PDT 24 Jun 26 04:57:25 PM PDT 24 132555370089 ps
T81 /workspace/coverage/default/23.sysrst_ctrl_combo_detect_with_pre_cond.2189800499 Jun 26 04:54:38 PM PDT 24 Jun 26 04:59:08 PM PDT 24 105941699205 ps
T610 /workspace/coverage/default/15.sysrst_ctrl_auto_blk_key_output.3316603440 Jun 26 04:54:13 PM PDT 24 Jun 26 04:56:24 PM PDT 24 246318752482 ps
T611 /workspace/coverage/default/4.sysrst_ctrl_ultra_low_pwr.909237696 Jun 26 04:54:06 PM PDT 24 Jun 26 04:54:16 PM PDT 24 7593530262 ps
T612 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.1434106833 Jun 26 04:53:39 PM PDT 24 Jun 26 04:53:50 PM PDT 24 2540334460 ps
T613 /workspace/coverage/default/40.sysrst_ctrl_alert_test.977515279 Jun 26 04:55:28 PM PDT 24 Jun 26 04:55:35 PM PDT 24 2049863189 ps
T614 /workspace/coverage/default/49.sysrst_ctrl_ec_pwr_on_rst.1627460788 Jun 26 04:55:29 PM PDT 24 Jun 26 04:55:45 PM PDT 24 3752365512 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%