Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.17 99.37 96.78 100.00 97.44 98.82 99.61 88.20


Total test records in report: 922
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T446 /workspace/coverage/default/12.sysrst_ctrl_alert_test.2294058277 Jun 27 04:59:54 PM PDT 24 Jun 27 04:59:59 PM PDT 24 2031993453 ps
T447 /workspace/coverage/default/45.sysrst_ctrl_auto_blk_key_output.354921733 Jun 27 05:01:32 PM PDT 24 Jun 27 05:01:37 PM PDT 24 3923741553 ps
T192 /workspace/coverage/default/28.sysrst_ctrl_edge_detect.966216568 Jun 27 05:00:53 PM PDT 24 Jun 27 05:01:00 PM PDT 24 2482506400 ps
T448 /workspace/coverage/default/7.sysrst_ctrl_auto_blk_key_output.2744665959 Jun 27 04:59:39 PM PDT 24 Jun 27 04:59:48 PM PDT 24 3120836686 ps
T449 /workspace/coverage/default/0.sysrst_ctrl_auto_blk_key_output.2696466076 Jun 27 04:59:23 PM PDT 24 Jun 27 04:59:33 PM PDT 24 3495892379 ps
T450 /workspace/coverage/default/23.sysrst_ctrl_auto_blk_key_output.768885835 Jun 27 05:00:54 PM PDT 24 Jun 27 05:01:01 PM PDT 24 3460825816 ps
T451 /workspace/coverage/default/44.sysrst_ctrl_flash_wr_prot_out.4264106816 Jun 27 05:01:39 PM PDT 24 Jun 27 05:01:46 PM PDT 24 2613771496 ps
T452 /workspace/coverage/default/29.sysrst_ctrl_smoke.669980327 Jun 27 05:01:02 PM PDT 24 Jun 27 05:01:18 PM PDT 24 2112427158 ps
T453 /workspace/coverage/default/2.sysrst_ctrl_flash_wr_prot_out.2371703038 Jun 27 04:59:36 PM PDT 24 Jun 27 04:59:47 PM PDT 24 2611573423 ps
T69 /workspace/coverage/default/94.sysrst_ctrl_combo_detect_with_pre_cond.3863447656 Jun 27 05:02:09 PM PDT 24 Jun 27 05:04:57 PM PDT 24 67358633486 ps
T454 /workspace/coverage/default/4.sysrst_ctrl_alert_test.3246090079 Jun 27 04:59:40 PM PDT 24 Jun 27 04:59:49 PM PDT 24 2020842379 ps
T455 /workspace/coverage/default/11.sysrst_ctrl_flash_wr_prot_out.573260296 Jun 27 04:59:56 PM PDT 24 Jun 27 05:00:02 PM PDT 24 2635671900 ps
T380 /workspace/coverage/default/34.sysrst_ctrl_combo_detect_with_pre_cond.3007292158 Jun 27 05:01:06 PM PDT 24 Jun 27 05:04:21 PM PDT 24 73579118266 ps
T456 /workspace/coverage/default/49.sysrst_ctrl_in_out_inverted.2508073921 Jun 27 05:01:52 PM PDT 24 Jun 27 05:01:57 PM PDT 24 2490104844 ps
T457 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.2324189121 Jun 27 05:00:53 PM PDT 24 Jun 27 05:00:59 PM PDT 24 2623455251 ps
T373 /workspace/coverage/default/48.sysrst_ctrl_combo_detect_with_pre_cond.3851826369 Jun 27 05:01:50 PM PDT 24 Jun 27 05:03:50 PM PDT 24 95556470998 ps
T269 /workspace/coverage/default/71.sysrst_ctrl_combo_detect_with_pre_cond.1437391507 Jun 27 05:01:52 PM PDT 24 Jun 27 05:02:57 PM PDT 24 24830770163 ps
T458 /workspace/coverage/default/26.sysrst_ctrl_flash_wr_prot_out.1843729836 Jun 27 05:00:52 PM PDT 24 Jun 27 05:00:58 PM PDT 24 2616155491 ps
T459 /workspace/coverage/default/48.sysrst_ctrl_flash_wr_prot_out.1819337460 Jun 27 05:01:53 PM PDT 24 Jun 27 05:01:59 PM PDT 24 2619388952 ps
T460 /workspace/coverage/default/9.sysrst_ctrl_pin_access_test.2806361555 Jun 27 04:59:37 PM PDT 24 Jun 27 04:59:45 PM PDT 24 2037567638 ps
T270 /workspace/coverage/default/81.sysrst_ctrl_combo_detect_with_pre_cond.518770210 Jun 27 05:01:52 PM PDT 24 Jun 27 05:02:27 PM PDT 24 32339021307 ps
T461 /workspace/coverage/default/28.sysrst_ctrl_auto_blk_key_output.4267544687 Jun 27 05:00:55 PM PDT 24 Jun 27 05:01:04 PM PDT 24 3436003544 ps
T370 /workspace/coverage/default/11.sysrst_ctrl_combo_detect_with_pre_cond.2278140780 Jun 27 04:59:55 PM PDT 24 Jun 27 05:00:46 PM PDT 24 74628385133 ps
T462 /workspace/coverage/default/14.sysrst_ctrl_ec_pwr_on_rst.695991835 Jun 27 05:00:05 PM PDT 24 Jun 27 05:00:10 PM PDT 24 2991142506 ps
T463 /workspace/coverage/default/48.sysrst_ctrl_alert_test.2530795651 Jun 27 05:01:54 PM PDT 24 Jun 27 05:01:59 PM PDT 24 2035667700 ps
T464 /workspace/coverage/default/17.sysrst_ctrl_ec_pwr_on_rst.3976273891 Jun 27 05:00:30 PM PDT 24 Jun 27 05:00:36 PM PDT 24 2827109815 ps
T465 /workspace/coverage/default/40.sysrst_ctrl_auto_blk_key_output.3882807308 Jun 27 05:01:13 PM PDT 24 Jun 27 05:04:46 PM PDT 24 79734295345 ps
T466 /workspace/coverage/default/12.sysrst_ctrl_ec_pwr_on_rst.4220173470 Jun 27 04:59:55 PM PDT 24 Jun 27 05:00:10 PM PDT 24 4155066833 ps
T467 /workspace/coverage/default/41.sysrst_ctrl_pin_override_test.41411564 Jun 27 05:01:17 PM PDT 24 Jun 27 05:01:26 PM PDT 24 2523894453 ps
T271 /workspace/coverage/default/39.sysrst_ctrl_combo_detect_with_pre_cond.170395896 Jun 27 05:01:23 PM PDT 24 Jun 27 05:02:49 PM PDT 24 28829642157 ps
T468 /workspace/coverage/default/31.sysrst_ctrl_ec_pwr_on_rst.3718375334 Jun 27 05:01:02 PM PDT 24 Jun 27 05:01:17 PM PDT 24 2989106154 ps
T469 /workspace/coverage/default/53.sysrst_ctrl_combo_detect_with_pre_cond.1173371186 Jun 27 05:01:52 PM PDT 24 Jun 27 05:03:37 PM PDT 24 80581839612 ps
T174 /workspace/coverage/default/14.sysrst_ctrl_edge_detect.810175010 Jun 27 05:00:06 PM PDT 24 Jun 27 05:00:14 PM PDT 24 2689233362 ps
T123 /workspace/coverage/default/20.sysrst_ctrl_edge_detect.339985400 Jun 27 05:00:35 PM PDT 24 Jun 27 05:00:49 PM PDT 24 5411559143 ps
T470 /workspace/coverage/default/45.sysrst_ctrl_stress_all.4096981629 Jun 27 05:01:34 PM PDT 24 Jun 27 05:01:57 PM PDT 24 15931443110 ps
T471 /workspace/coverage/default/29.sysrst_ctrl_in_out_inverted.3777964740 Jun 27 05:01:02 PM PDT 24 Jun 27 05:01:16 PM PDT 24 2490593298 ps
T472 /workspace/coverage/default/29.sysrst_ctrl_alert_test.3219148942 Jun 27 05:01:00 PM PDT 24 Jun 27 05:01:16 PM PDT 24 2012368990 ps
T98 /workspace/coverage/default/36.sysrst_ctrl_ultra_low_pwr.2814715205 Jun 27 05:00:53 PM PDT 24 Jun 27 05:01:00 PM PDT 24 10853900489 ps
T473 /workspace/coverage/default/47.sysrst_ctrl_auto_blk_key_output.3292898701 Jun 27 05:01:29 PM PDT 24 Jun 27 05:01:35 PM PDT 24 3111460572 ps
T152 /workspace/coverage/default/26.sysrst_ctrl_stress_all_with_rand_reset.1093065215 Jun 27 05:01:00 PM PDT 24 Jun 27 05:02:17 PM PDT 24 28532342221 ps
T326 /workspace/coverage/default/18.sysrst_ctrl_stress_all.2115827563 Jun 27 05:00:36 PM PDT 24 Jun 27 05:01:55 PM PDT 24 205922145034 ps
T474 /workspace/coverage/default/9.sysrst_ctrl_ec_pwr_on_rst.2138992929 Jun 27 04:59:42 PM PDT 24 Jun 27 04:59:52 PM PDT 24 3003806545 ps
T190 /workspace/coverage/default/43.sysrst_ctrl_edge_detect.1133664251 Jun 27 05:01:36 PM PDT 24 Jun 27 05:01:45 PM PDT 24 2833788195 ps
T272 /workspace/coverage/default/25.sysrst_ctrl_combo_detect_with_pre_cond.4011327598 Jun 27 05:00:57 PM PDT 24 Jun 27 05:04:14 PM PDT 24 77125299348 ps
T475 /workspace/coverage/default/30.sysrst_ctrl_pin_override_test.3498611014 Jun 27 05:01:02 PM PDT 24 Jun 27 05:01:19 PM PDT 24 2509128471 ps
T166 /workspace/coverage/default/34.sysrst_ctrl_stress_all.528897716 Jun 27 05:01:05 PM PDT 24 Jun 27 05:06:30 PM PDT 24 232852741790 ps
T476 /workspace/coverage/default/23.sysrst_ctrl_pin_override_test.1280802989 Jun 27 05:00:34 PM PDT 24 Jun 27 05:00:44 PM PDT 24 2513972001 ps
T477 /workspace/coverage/default/28.sysrst_ctrl_smoke.948966889 Jun 27 05:00:55 PM PDT 24 Jun 27 05:01:03 PM PDT 24 2125005328 ps
T478 /workspace/coverage/default/10.sysrst_ctrl_pin_access_test.2069576752 Jun 27 04:59:54 PM PDT 24 Jun 27 04:59:58 PM PDT 24 2214581277 ps
T479 /workspace/coverage/default/7.sysrst_ctrl_stress_all.2682410699 Jun 27 04:59:42 PM PDT 24 Jun 27 05:00:40 PM PDT 24 40702323151 ps
T127 /workspace/coverage/default/10.sysrst_ctrl_edge_detect.68811005 Jun 27 04:59:56 PM PDT 24 Jun 27 05:00:07 PM PDT 24 5136426654 ps
T480 /workspace/coverage/default/5.sysrst_ctrl_pin_access_test.1345335121 Jun 27 04:59:39 PM PDT 24 Jun 27 04:59:48 PM PDT 24 2251845956 ps
T481 /workspace/coverage/default/30.sysrst_ctrl_auto_blk_key_output.177713024 Jun 27 05:01:02 PM PDT 24 Jun 27 05:01:15 PM PDT 24 3763588249 ps
T482 /workspace/coverage/default/48.sysrst_ctrl_in_out_inverted.2229661452 Jun 27 05:01:39 PM PDT 24 Jun 27 05:01:49 PM PDT 24 2449752823 ps
T367 /workspace/coverage/default/63.sysrst_ctrl_combo_detect_with_pre_cond.850868754 Jun 27 05:01:55 PM PDT 24 Jun 27 05:02:34 PM PDT 24 55382185654 ps
T383 /workspace/coverage/default/40.sysrst_ctrl_combo_detect_with_pre_cond.2007030327 Jun 27 05:01:21 PM PDT 24 Jun 27 05:03:25 PM PDT 24 47399586743 ps
T385 /workspace/coverage/default/79.sysrst_ctrl_combo_detect_with_pre_cond.1297910992 Jun 27 05:01:51 PM PDT 24 Jun 27 05:03:19 PM PDT 24 137150527098 ps
T483 /workspace/coverage/default/1.sysrst_ctrl_flash_wr_prot_out.107859666 Jun 27 04:59:20 PM PDT 24 Jun 27 04:59:26 PM PDT 24 2641606945 ps
T484 /workspace/coverage/default/30.sysrst_ctrl_stress_all.47798484 Jun 27 05:01:03 PM PDT 24 Jun 27 05:01:24 PM PDT 24 8742653516 ps
T485 /workspace/coverage/default/41.sysrst_ctrl_pin_access_test.1303548713 Jun 27 05:01:19 PM PDT 24 Jun 27 05:01:29 PM PDT 24 2246797815 ps
T486 /workspace/coverage/default/12.sysrst_ctrl_pin_override_test.187947239 Jun 27 04:59:54 PM PDT 24 Jun 27 05:00:01 PM PDT 24 2518451539 ps
T487 /workspace/coverage/default/11.sysrst_ctrl_alert_test.636000320 Jun 27 04:59:54 PM PDT 24 Jun 27 05:00:02 PM PDT 24 2008626364 ps
T488 /workspace/coverage/default/16.sysrst_ctrl_combo_detect.1510577519 Jun 27 04:59:57 PM PDT 24 Jun 27 05:00:41 PM PDT 24 62841348098 ps
T489 /workspace/coverage/default/26.sysrst_ctrl_in_out_inverted.1527509763 Jun 27 05:00:52 PM PDT 24 Jun 27 05:00:56 PM PDT 24 2506101183 ps
T217 /workspace/coverage/default/48.sysrst_ctrl_stress_all_with_rand_reset.164473821 Jun 27 05:01:53 PM PDT 24 Jun 27 05:04:23 PM PDT 24 118406772472 ps
T218 /workspace/coverage/default/31.sysrst_ctrl_in_out_inverted.4257783268 Jun 27 05:01:02 PM PDT 24 Jun 27 05:01:15 PM PDT 24 2496914479 ps
T219 /workspace/coverage/default/2.sysrst_ctrl_ec_pwr_on_rst.359502717 Jun 27 04:59:33 PM PDT 24 Jun 27 04:59:38 PM PDT 24 2479535227 ps
T220 /workspace/coverage/default/45.sysrst_ctrl_pin_override_test.3364189606 Jun 27 05:01:37 PM PDT 24 Jun 27 05:01:42 PM PDT 24 2534858724 ps
T221 /workspace/coverage/default/38.sysrst_ctrl_stress_all.2334217360 Jun 27 05:01:11 PM PDT 24 Jun 27 05:11:00 PM PDT 24 230503382133 ps
T222 /workspace/coverage/default/7.sysrst_ctrl_pin_access_test.1748636233 Jun 27 04:59:38 PM PDT 24 Jun 27 04:59:45 PM PDT 24 2139828520 ps
T223 /workspace/coverage/default/62.sysrst_ctrl_combo_detect_with_pre_cond.266633221 Jun 27 05:01:53 PM PDT 24 Jun 27 05:03:35 PM PDT 24 73963124262 ps
T224 /workspace/coverage/default/84.sysrst_ctrl_combo_detect_with_pre_cond.2194822483 Jun 27 05:01:52 PM PDT 24 Jun 27 05:03:53 PM PDT 24 180888097664 ps
T225 /workspace/coverage/default/33.sysrst_ctrl_flash_wr_prot_out.91985811 Jun 27 05:01:00 PM PDT 24 Jun 27 05:01:12 PM PDT 24 2643780184 ps
T226 /workspace/coverage/default/28.sysrst_ctrl_ec_pwr_on_rst.1858655915 Jun 27 05:00:59 PM PDT 24 Jun 27 05:01:20 PM PDT 24 4308892561 ps
T490 /workspace/coverage/default/23.sysrst_ctrl_flash_wr_prot_out.2779237051 Jun 27 05:00:35 PM PDT 24 Jun 27 05:00:41 PM PDT 24 2636160311 ps
T491 /workspace/coverage/default/23.sysrst_ctrl_pin_access_test.1565238522 Jun 27 05:00:36 PM PDT 24 Jun 27 05:00:43 PM PDT 24 2249741121 ps
T84 /workspace/coverage/default/4.sysrst_ctrl_stress_all_with_rand_reset.296290623 Jun 27 04:59:39 PM PDT 24 Jun 27 05:01:36 PM PDT 24 184270056319 ps
T248 /workspace/coverage/default/28.sysrst_ctrl_pin_override_test.2353018231 Jun 27 05:00:58 PM PDT 24 Jun 27 05:01:09 PM PDT 24 2533464495 ps
T249 /workspace/coverage/default/44.sysrst_ctrl_combo_detect_with_pre_cond.773479729 Jun 27 05:01:33 PM PDT 24 Jun 27 05:01:52 PM PDT 24 24106583763 ps
T250 /workspace/coverage/default/3.sysrst_ctrl_alert_test.866590286 Jun 27 04:59:35 PM PDT 24 Jun 27 04:59:39 PM PDT 24 2045440762 ps
T251 /workspace/coverage/default/28.sysrst_ctrl_in_out_inverted.2470069930 Jun 27 05:00:53 PM PDT 24 Jun 27 05:00:59 PM PDT 24 2483048256 ps
T252 /workspace/coverage/default/10.sysrst_ctrl_smoke.668932573 Jun 27 05:00:03 PM PDT 24 Jun 27 05:00:11 PM PDT 24 2109884973 ps
T253 /workspace/coverage/default/31.sysrst_ctrl_combo_detect_with_pre_cond.1022937129 Jun 27 05:00:56 PM PDT 24 Jun 27 05:04:14 PM PDT 24 76900709050 ps
T254 /workspace/coverage/default/31.sysrst_ctrl_combo_detect.3612248018 Jun 27 05:00:55 PM PDT 24 Jun 27 05:03:15 PM PDT 24 108869673307 ps
T255 /workspace/coverage/default/10.sysrst_ctrl_pin_override_test.196217237 Jun 27 05:00:03 PM PDT 24 Jun 27 05:00:06 PM PDT 24 2545897900 ps
T256 /workspace/coverage/default/11.sysrst_ctrl_in_out_inverted.3318094479 Jun 27 04:59:54 PM PDT 24 Jun 27 05:00:01 PM PDT 24 2479621931 ps
T492 /workspace/coverage/default/9.sysrst_ctrl_combo_detect_with_pre_cond.2722165351 Jun 27 05:00:04 PM PDT 24 Jun 27 05:00:51 PM PDT 24 35064839629 ps
T493 /workspace/coverage/default/29.sysrst_ctrl_ec_pwr_on_rst.3260252445 Jun 27 05:00:59 PM PDT 24 Jun 27 05:01:16 PM PDT 24 3000975127 ps
T276 /workspace/coverage/default/38.sysrst_ctrl_combo_detect.3715387707 Jun 27 05:01:22 PM PDT 24 Jun 27 05:03:40 PM PDT 24 103108129428 ps
T267 /workspace/coverage/default/98.sysrst_ctrl_combo_detect_with_pre_cond.4036758982 Jun 27 05:02:09 PM PDT 24 Jun 27 05:02:36 PM PDT 24 71741464603 ps
T494 /workspace/coverage/default/2.sysrst_ctrl_alert_test.91416098 Jun 27 04:59:40 PM PDT 24 Jun 27 04:59:53 PM PDT 24 2012887275 ps
T495 /workspace/coverage/default/28.sysrst_ctrl_alert_test.3894489765 Jun 27 05:00:57 PM PDT 24 Jun 27 05:01:07 PM PDT 24 2033887237 ps
T496 /workspace/coverage/default/22.sysrst_ctrl_pin_override_test.118505520 Jun 27 05:00:33 PM PDT 24 Jun 27 05:00:38 PM PDT 24 2514438966 ps
T497 /workspace/coverage/default/1.sysrst_ctrl_stress_all.1299255464 Jun 27 04:59:35 PM PDT 24 Jun 27 04:59:42 PM PDT 24 10593497819 ps
T498 /workspace/coverage/default/13.sysrst_ctrl_flash_wr_prot_out.3443251990 Jun 27 05:00:05 PM PDT 24 Jun 27 05:00:08 PM PDT 24 2755252434 ps
T499 /workspace/coverage/default/47.sysrst_ctrl_in_out_inverted.2565107183 Jun 27 05:01:39 PM PDT 24 Jun 27 05:01:45 PM PDT 24 2477651167 ps
T500 /workspace/coverage/default/45.sysrst_ctrl_in_out_inverted.1128197112 Jun 27 05:01:39 PM PDT 24 Jun 27 05:01:45 PM PDT 24 2472932390 ps
T501 /workspace/coverage/default/40.sysrst_ctrl_stress_all.2269110059 Jun 27 05:01:23 PM PDT 24 Jun 27 05:01:52 PM PDT 24 9073191882 ps
T502 /workspace/coverage/default/2.sysrst_ctrl_stress_all.1629244715 Jun 27 04:59:41 PM PDT 24 Jun 27 04:59:54 PM PDT 24 6637786050 ps
T503 /workspace/coverage/default/50.sysrst_ctrl_combo_detect_with_pre_cond.464127341 Jun 27 05:01:53 PM PDT 24 Jun 27 05:02:47 PM PDT 24 32555087501 ps
T504 /workspace/coverage/default/39.sysrst_ctrl_in_out_inverted.489812739 Jun 27 05:01:23 PM PDT 24 Jun 27 05:01:36 PM PDT 24 2452292688 ps
T505 /workspace/coverage/default/6.sysrst_ctrl_alert_test.4103430309 Jun 27 04:59:36 PM PDT 24 Jun 27 04:59:45 PM PDT 24 2011835012 ps
T506 /workspace/coverage/default/26.sysrst_ctrl_auto_blk_key_output.3092956663 Jun 27 05:00:54 PM PDT 24 Jun 27 05:03:46 PM PDT 24 134147617018 ps
T507 /workspace/coverage/default/49.sysrst_ctrl_ultra_low_pwr.2844938401 Jun 27 05:01:50 PM PDT 24 Jun 27 05:01:56 PM PDT 24 3427693273 ps
T120 /workspace/coverage/default/46.sysrst_ctrl_edge_detect.2732316834 Jun 27 05:01:33 PM PDT 24 Jun 27 05:01:44 PM PDT 24 3041001677 ps
T153 /workspace/coverage/default/1.sysrst_ctrl_stress_all_with_rand_reset.3760873460 Jun 27 04:59:34 PM PDT 24 Jun 27 05:02:04 PM PDT 24 505423266109 ps
T508 /workspace/coverage/default/0.sysrst_ctrl_in_out_inverted.2485530173 Jun 27 04:59:20 PM PDT 24 Jun 27 04:59:31 PM PDT 24 2458219652 ps
T509 /workspace/coverage/default/39.sysrst_ctrl_edge_detect.1828930737 Jun 27 05:01:10 PM PDT 24 Jun 27 05:01:21 PM PDT 24 3045837044 ps
T510 /workspace/coverage/default/27.sysrst_ctrl_alert_test.1039829790 Jun 27 05:00:59 PM PDT 24 Jun 27 05:01:11 PM PDT 24 2022922324 ps
T511 /workspace/coverage/default/24.sysrst_ctrl_flash_wr_prot_out.4111558917 Jun 27 05:00:52 PM PDT 24 Jun 27 05:00:56 PM PDT 24 2635762291 ps
T71 /workspace/coverage/default/14.sysrst_ctrl_stress_all.3452310893 Jun 27 05:00:05 PM PDT 24 Jun 27 05:01:00 PM PDT 24 385021464909 ps
T512 /workspace/coverage/default/22.sysrst_ctrl_flash_wr_prot_out.1224143344 Jun 27 05:00:33 PM PDT 24 Jun 27 05:00:42 PM PDT 24 2610483477 ps
T513 /workspace/coverage/default/43.sysrst_ctrl_stress_all.1938662883 Jun 27 05:01:31 PM PDT 24 Jun 27 05:01:44 PM PDT 24 9077353229 ps
T514 /workspace/coverage/default/43.sysrst_ctrl_combo_detect_with_pre_cond.2669336391 Jun 27 05:01:39 PM PDT 24 Jun 27 05:04:34 PM PDT 24 65246444392 ps
T515 /workspace/coverage/default/25.sysrst_ctrl_edge_detect.1814565512 Jun 27 05:00:59 PM PDT 24 Jun 27 05:14:36 PM PDT 24 602437094075 ps
T516 /workspace/coverage/default/47.sysrst_ctrl_combo_detect_with_pre_cond.847335855 Jun 27 05:01:39 PM PDT 24 Jun 27 05:02:32 PM PDT 24 87446965778 ps
T377 /workspace/coverage/default/3.sysrst_ctrl_stress_all.532415946 Jun 27 04:59:37 PM PDT 24 Jun 27 05:01:30 PM PDT 24 145420630755 ps
T517 /workspace/coverage/default/43.sysrst_ctrl_pin_access_test.1847632242 Jun 27 05:01:12 PM PDT 24 Jun 27 05:01:22 PM PDT 24 2049813703 ps
T518 /workspace/coverage/default/26.sysrst_ctrl_stress_all.2757406894 Jun 27 05:00:56 PM PDT 24 Jun 27 05:01:26 PM PDT 24 8874962558 ps
T519 /workspace/coverage/default/7.sysrst_ctrl_combo_detect.3280846831 Jun 27 04:59:42 PM PDT 24 Jun 27 05:00:17 PM PDT 24 43353049469 ps
T520 /workspace/coverage/default/42.sysrst_ctrl_ec_pwr_on_rst.594000470 Jun 27 05:01:23 PM PDT 24 Jun 27 05:01:38 PM PDT 24 3407503933 ps
T521 /workspace/coverage/default/35.sysrst_ctrl_flash_wr_prot_out.3070745817 Jun 27 05:00:56 PM PDT 24 Jun 27 05:01:06 PM PDT 24 2638436023 ps
T522 /workspace/coverage/default/33.sysrst_ctrl_alert_test.623834497 Jun 27 05:01:01 PM PDT 24 Jun 27 05:01:16 PM PDT 24 2013707542 ps
T523 /workspace/coverage/default/19.sysrst_ctrl_alert_test.2496737846 Jun 27 05:00:35 PM PDT 24 Jun 27 05:00:44 PM PDT 24 2016021183 ps
T524 /workspace/coverage/default/29.sysrst_ctrl_ultra_low_pwr.212510870 Jun 27 05:01:00 PM PDT 24 Jun 27 05:01:14 PM PDT 24 6859371323 ps
T386 /workspace/coverage/default/66.sysrst_ctrl_combo_detect_with_pre_cond.3451084298 Jun 27 05:01:50 PM PDT 24 Jun 27 05:06:04 PM PDT 24 95919597546 ps
T384 /workspace/coverage/default/96.sysrst_ctrl_combo_detect_with_pre_cond.1216838224 Jun 27 05:02:06 PM PDT 24 Jun 27 05:07:43 PM PDT 24 127413920559 ps
T525 /workspace/coverage/default/15.sysrst_ctrl_pin_override_test.639862493 Jun 27 05:00:05 PM PDT 24 Jun 27 05:00:13 PM PDT 24 2511804448 ps
T100 /workspace/coverage/default/35.sysrst_ctrl_stress_all.1020942542 Jun 27 05:01:00 PM PDT 24 Jun 27 05:02:34 PM PDT 24 140274877662 ps
T151 /workspace/coverage/default/36.sysrst_ctrl_stress_all_with_rand_reset.1710375390 Jun 27 05:01:02 PM PDT 24 Jun 27 05:03:34 PM PDT 24 1334454302291 ps
T228 /workspace/coverage/default/33.sysrst_ctrl_in_out_inverted.611804877 Jun 27 05:00:59 PM PDT 24 Jun 27 05:01:11 PM PDT 24 2468147866 ps
T229 /workspace/coverage/default/45.sysrst_ctrl_alert_test.3560566511 Jun 27 05:01:35 PM PDT 24 Jun 27 05:01:40 PM PDT 24 2039991609 ps
T230 /workspace/coverage/default/27.sysrst_ctrl_combo_detect_with_pre_cond.1633933040 Jun 27 05:00:54 PM PDT 24 Jun 27 05:02:07 PM PDT 24 27078975985 ps
T231 /workspace/coverage/default/17.sysrst_ctrl_auto_blk_key_output.3450830875 Jun 27 05:00:31 PM PDT 24 Jun 27 05:00:35 PM PDT 24 3399831344 ps
T232 /workspace/coverage/default/32.sysrst_ctrl_flash_wr_prot_out.1656359416 Jun 27 05:00:59 PM PDT 24 Jun 27 05:01:13 PM PDT 24 2618038919 ps
T233 /workspace/coverage/default/33.sysrst_ctrl_auto_blk_key_output.2974954403 Jun 27 05:00:58 PM PDT 24 Jun 27 05:01:15 PM PDT 24 3179999476 ps
T234 /workspace/coverage/default/2.sysrst_ctrl_sec_cm.1395410419 Jun 27 04:59:41 PM PDT 24 Jun 27 04:59:55 PM PDT 24 22206389433 ps
T235 /workspace/coverage/default/32.sysrst_ctrl_stress_all.4097028715 Jun 27 05:00:58 PM PDT 24 Jun 27 05:01:13 PM PDT 24 8300756288 ps
T257 /workspace/coverage/default/4.sysrst_ctrl_edge_detect.3761250274 Jun 27 04:59:39 PM PDT 24 Jun 27 04:59:53 PM PDT 24 2684343080 ps
T526 /workspace/coverage/default/8.sysrst_ctrl_alert_test.4049173977 Jun 27 04:59:40 PM PDT 24 Jun 27 04:59:48 PM PDT 24 2035623965 ps
T527 /workspace/coverage/default/91.sysrst_ctrl_combo_detect_with_pre_cond.3187583456 Jun 27 05:01:54 PM PDT 24 Jun 27 05:03:09 PM PDT 24 57769807382 ps
T528 /workspace/coverage/default/2.sysrst_ctrl_pin_override_test.1024997915 Jun 27 04:59:40 PM PDT 24 Jun 27 04:59:48 PM PDT 24 2536200623 ps
T101 /workspace/coverage/default/5.sysrst_ctrl_stress_all_with_rand_reset.241027080 Jun 27 04:59:36 PM PDT 24 Jun 27 05:00:32 PM PDT 24 64841795069 ps
T529 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.179360181 Jun 27 05:00:54 PM PDT 24 Jun 27 05:01:03 PM PDT 24 2518700297 ps
T530 /workspace/coverage/default/26.sysrst_ctrl_alert_test.1994554794 Jun 27 05:00:56 PM PDT 24 Jun 27 05:01:10 PM PDT 24 2009262189 ps
T352 /workspace/coverage/default/52.sysrst_ctrl_combo_detect_with_pre_cond.3275203755 Jun 27 05:01:54 PM PDT 24 Jun 27 05:05:54 PM PDT 24 98214695686 ps
T531 /workspace/coverage/default/16.sysrst_ctrl_in_out_inverted.458862303 Jun 27 05:00:05 PM PDT 24 Jun 27 05:00:15 PM PDT 24 2445300676 ps
T532 /workspace/coverage/default/3.sysrst_ctrl_pin_access_test.135936905 Jun 27 04:59:38 PM PDT 24 Jun 27 04:59:44 PM PDT 24 2226797226 ps
T533 /workspace/coverage/default/38.sysrst_ctrl_pin_override_test.2163007613 Jun 27 05:01:22 PM PDT 24 Jun 27 05:01:32 PM PDT 24 2514970245 ps
T369 /workspace/coverage/default/73.sysrst_ctrl_combo_detect_with_pre_cond.3864069531 Jun 27 05:01:48 PM PDT 24 Jun 27 05:02:41 PM PDT 24 72298913777 ps
T534 /workspace/coverage/default/4.sysrst_ctrl_pin_access_test.3796645436 Jun 27 04:59:39 PM PDT 24 Jun 27 04:59:51 PM PDT 24 2124690220 ps
T535 /workspace/coverage/default/16.sysrst_ctrl_smoke.2962727720 Jun 27 05:00:04 PM PDT 24 Jun 27 05:00:08 PM PDT 24 2137179153 ps
T536 /workspace/coverage/default/16.sysrst_ctrl_pin_override_test.800017710 Jun 27 05:00:00 PM PDT 24 Jun 27 05:00:10 PM PDT 24 2513613248 ps
T537 /workspace/coverage/default/0.sysrst_ctrl_ec_pwr_on_rst.2691962852 Jun 27 04:59:22 PM PDT 24 Jun 27 04:59:40 PM PDT 24 3747679942 ps
T538 /workspace/coverage/default/21.sysrst_ctrl_pin_access_test.3511556462 Jun 27 05:00:31 PM PDT 24 Jun 27 05:00:36 PM PDT 24 2135528535 ps
T104 /workspace/coverage/default/46.sysrst_ctrl_ultra_low_pwr.2779836964 Jun 27 05:01:35 PM PDT 24 Jun 27 05:01:40 PM PDT 24 8333338278 ps
T353 /workspace/coverage/default/95.sysrst_ctrl_combo_detect_with_pre_cond.1505148624 Jun 27 05:02:10 PM PDT 24 Jun 27 05:04:56 PM PDT 24 130170290917 ps
T277 /workspace/coverage/default/19.sysrst_ctrl_combo_detect.2191738111 Jun 27 05:00:33 PM PDT 24 Jun 27 05:01:51 PM PDT 24 59709319052 ps
T539 /workspace/coverage/default/19.sysrst_ctrl_ultra_low_pwr.810974395 Jun 27 05:00:35 PM PDT 24 Jun 27 05:00:41 PM PDT 24 5065165368 ps
T154 /workspace/coverage/default/19.sysrst_ctrl_stress_all.1870710242 Jun 27 05:00:32 PM PDT 24 Jun 27 05:01:08 PM PDT 24 16150522598 ps
T182 /workspace/coverage/default/29.sysrst_ctrl_auto_blk_key_output.298325572 Jun 27 05:00:59 PM PDT 24 Jun 27 05:01:17 PM PDT 24 3221347079 ps
T183 /workspace/coverage/default/1.sysrst_ctrl_pin_override_test.231341654 Jun 27 04:59:23 PM PDT 24 Jun 27 04:59:37 PM PDT 24 2512342751 ps
T184 /workspace/coverage/default/32.sysrst_ctrl_combo_detect.3276873166 Jun 27 05:01:02 PM PDT 24 Jun 27 05:01:26 PM PDT 24 38169853634 ps
T185 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst.1501357918 Jun 27 04:59:37 PM PDT 24 Jun 27 04:59:44 PM PDT 24 2172051015 ps
T186 /workspace/coverage/default/21.sysrst_ctrl_flash_wr_prot_out.2736654846 Jun 27 05:00:34 PM PDT 24 Jun 27 05:00:38 PM PDT 24 2634544473 ps
T187 /workspace/coverage/default/67.sysrst_ctrl_combo_detect_with_pre_cond.1926197383 Jun 27 05:01:49 PM PDT 24 Jun 27 05:02:17 PM PDT 24 93728175129 ps
T156 /workspace/coverage/default/32.sysrst_ctrl_edge_detect.1858615710 Jun 27 05:00:59 PM PDT 24 Jun 27 05:05:21 PM PDT 24 460033327296 ps
T188 /workspace/coverage/default/10.sysrst_ctrl_combo_detect.1091481907 Jun 27 04:59:58 PM PDT 24 Jun 27 05:01:13 PM PDT 24 112102707977 ps
T189 /workspace/coverage/default/24.sysrst_ctrl_smoke.3626244218 Jun 27 05:00:56 PM PDT 24 Jun 27 05:01:05 PM PDT 24 2164053909 ps
T540 /workspace/coverage/default/25.sysrst_ctrl_smoke.1166787776 Jun 27 05:00:54 PM PDT 24 Jun 27 05:01:00 PM PDT 24 2140696687 ps
T541 /workspace/coverage/default/41.sysrst_ctrl_ec_pwr_on_rst.2199656784 Jun 27 05:01:23 PM PDT 24 Jun 27 05:01:37 PM PDT 24 2830983092 ps
T542 /workspace/coverage/default/30.sysrst_ctrl_flash_wr_prot_out.608777596 Jun 27 05:01:02 PM PDT 24 Jun 27 05:01:20 PM PDT 24 2611202978 ps
T283 /workspace/coverage/default/29.sysrst_ctrl_combo_detect.1723795155 Jun 27 05:00:59 PM PDT 24 Jun 27 05:01:53 PM PDT 24 69576824660 ps
T543 /workspace/coverage/default/6.sysrst_ctrl_flash_wr_prot_out.1997500637 Jun 27 04:59:42 PM PDT 24 Jun 27 04:59:56 PM PDT 24 2609389378 ps
T544 /workspace/coverage/default/23.sysrst_ctrl_ultra_low_pwr.1412112373 Jun 27 05:00:49 PM PDT 24 Jun 27 05:00:55 PM PDT 24 8840057300 ps
T545 /workspace/coverage/default/45.sysrst_ctrl_smoke.3003577645 Jun 27 05:01:37 PM PDT 24 Jun 27 05:01:43 PM PDT 24 2118262222 ps
T546 /workspace/coverage/default/22.sysrst_ctrl_in_out_inverted.1185820033 Jun 27 05:00:37 PM PDT 24 Jun 27 05:00:45 PM PDT 24 2474435430 ps
T547 /workspace/coverage/default/46.sysrst_ctrl_pin_override_test.2338061846 Jun 27 05:01:27 PM PDT 24 Jun 27 05:01:33 PM PDT 24 2529278323 ps
T548 /workspace/coverage/default/43.sysrst_ctrl_auto_blk_key_output.1206663612 Jun 27 05:01:16 PM PDT 24 Jun 27 05:01:31 PM PDT 24 3293136492 ps
T549 /workspace/coverage/default/34.sysrst_ctrl_pin_access_test.2642048192 Jun 27 05:01:01 PM PDT 24 Jun 27 05:01:17 PM PDT 24 2182831878 ps
T381 /workspace/coverage/default/77.sysrst_ctrl_combo_detect_with_pre_cond.161804651 Jun 27 05:01:54 PM PDT 24 Jun 27 05:06:04 PM PDT 24 191839548669 ps
T258 /workspace/coverage/default/15.sysrst_ctrl_edge_detect.742989873 Jun 27 04:59:57 PM PDT 24 Jun 27 05:00:03 PM PDT 24 2584487276 ps
T121 /workspace/coverage/default/24.sysrst_ctrl_stress_all_with_rand_reset.6824066 Jun 27 05:00:55 PM PDT 24 Jun 27 05:02:30 PM PDT 24 37450185499 ps
T203 /workspace/coverage/default/22.sysrst_ctrl_auto_blk_key_output.96044969 Jun 27 05:00:34 PM PDT 24 Jun 27 05:00:47 PM PDT 24 3445952381 ps
T204 /workspace/coverage/default/20.sysrst_ctrl_combo_detect.3664373596 Jun 27 05:00:33 PM PDT 24 Jun 27 05:01:04 PM PDT 24 29502824845 ps
T205 /workspace/coverage/default/3.sysrst_ctrl_combo_detect.3105261377 Jun 27 04:59:41 PM PDT 24 Jun 27 05:06:59 PM PDT 24 158054331759 ps
T206 /workspace/coverage/default/5.sysrst_ctrl_in_out_inverted.220435598 Jun 27 04:59:42 PM PDT 24 Jun 27 04:59:50 PM PDT 24 2552376371 ps
T207 /workspace/coverage/default/46.sysrst_ctrl_stress_all.3439095050 Jun 27 05:01:29 PM PDT 24 Jun 27 05:02:09 PM PDT 24 13734565364 ps
T208 /workspace/coverage/default/32.sysrst_ctrl_smoke.1220794928 Jun 27 05:00:57 PM PDT 24 Jun 27 05:01:06 PM PDT 24 2145415438 ps
T209 /workspace/coverage/default/36.sysrst_ctrl_pin_override_test.3632893064 Jun 27 05:00:59 PM PDT 24 Jun 27 05:01:10 PM PDT 24 2529984733 ps
T210 /workspace/coverage/default/40.sysrst_ctrl_stress_all_with_rand_reset.1364995818 Jun 27 05:01:21 PM PDT 24 Jun 27 05:02:51 PM PDT 24 39057691358 ps
T211 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.452434483 Jun 27 05:01:03 PM PDT 24 Jun 27 05:01:20 PM PDT 24 2512893513 ps
T550 /workspace/coverage/default/38.sysrst_ctrl_flash_wr_prot_out.3159520669 Jun 27 05:01:12 PM PDT 24 Jun 27 05:01:21 PM PDT 24 2656703739 ps
T551 /workspace/coverage/default/17.sysrst_ctrl_pin_override_test.2442505868 Jun 27 05:00:36 PM PDT 24 Jun 27 05:00:42 PM PDT 24 2536080396 ps
T236 /workspace/coverage/default/34.sysrst_ctrl_edge_detect.2197205975 Jun 27 05:01:05 PM PDT 24 Jun 27 05:01:26 PM PDT 24 5371420007 ps
T552 /workspace/coverage/default/4.sysrst_ctrl_ultra_low_pwr.3138540533 Jun 27 04:59:42 PM PDT 24 Jun 27 04:59:52 PM PDT 24 5336641206 ps
T351 /workspace/coverage/default/0.sysrst_ctrl_combo_detect.2072190752 Jun 27 04:59:23 PM PDT 24 Jun 27 05:02:55 PM PDT 24 87622526170 ps
T553 /workspace/coverage/default/38.sysrst_ctrl_auto_blk_key_output.1855726027 Jun 27 05:01:15 PM PDT 24 Jun 27 05:01:25 PM PDT 24 3620344087 ps
T554 /workspace/coverage/default/49.sysrst_ctrl_pin_access_test.817836429 Jun 27 05:01:52 PM PDT 24 Jun 27 05:02:00 PM PDT 24 2063879800 ps
T555 /workspace/coverage/default/48.sysrst_ctrl_smoke.620258818 Jun 27 05:01:34 PM PDT 24 Jun 27 05:01:39 PM PDT 24 2116822528 ps
T556 /workspace/coverage/default/19.sysrst_ctrl_pin_access_test.680784222 Jun 27 05:00:28 PM PDT 24 Jun 27 05:00:35 PM PDT 24 2064903286 ps
T139 /workspace/coverage/default/7.sysrst_ctrl_edge_detect.3597587577 Jun 27 04:59:41 PM PDT 24 Jun 27 04:59:56 PM PDT 24 2439192366 ps
T557 /workspace/coverage/default/39.sysrst_ctrl_pin_override_test.616473765 Jun 27 05:01:17 PM PDT 24 Jun 27 05:01:30 PM PDT 24 2514510340 ps
T558 /workspace/coverage/default/9.sysrst_ctrl_flash_wr_prot_out.2584544284 Jun 27 04:59:42 PM PDT 24 Jun 27 04:59:51 PM PDT 24 2676317639 ps
T108 /workspace/coverage/default/29.sysrst_ctrl_stress_all_with_rand_reset.696377956 Jun 27 05:01:00 PM PDT 24 Jun 27 05:01:39 PM PDT 24 538417080707 ps
T559 /workspace/coverage/default/30.sysrst_ctrl_in_out_inverted.3354231460 Jun 27 05:01:01 PM PDT 24 Jun 27 05:01:18 PM PDT 24 2460335902 ps
T560 /workspace/coverage/default/13.sysrst_ctrl_auto_blk_key_output.3132379484 Jun 27 04:59:55 PM PDT 24 Jun 27 05:00:02 PM PDT 24 3615859783 ps
T561 /workspace/coverage/default/29.sysrst_ctrl_pin_access_test.1399787545 Jun 27 05:01:02 PM PDT 24 Jun 27 05:01:16 PM PDT 24 2218242472 ps
T562 /workspace/coverage/default/30.sysrst_ctrl_pin_access_test.153245967 Jun 27 05:00:57 PM PDT 24 Jun 27 05:01:09 PM PDT 24 2091374980 ps
T563 /workspace/coverage/default/6.sysrst_ctrl_smoke.1246133989 Jun 27 04:59:41 PM PDT 24 Jun 27 04:59:51 PM PDT 24 2127060517 ps
T564 /workspace/coverage/default/18.sysrst_ctrl_flash_wr_prot_out.1180300966 Jun 27 05:00:33 PM PDT 24 Jun 27 05:00:43 PM PDT 24 2609876732 ps
T565 /workspace/coverage/default/39.sysrst_ctrl_ultra_low_pwr.2439254164 Jun 27 05:01:21 PM PDT 24 Jun 27 05:01:30 PM PDT 24 4069498529 ps
T566 /workspace/coverage/default/20.sysrst_ctrl_alert_test.1223682171 Jun 27 05:00:35 PM PDT 24 Jun 27 05:00:41 PM PDT 24 2038635932 ps
T567 /workspace/coverage/default/10.sysrst_ctrl_stress_all.1530743347 Jun 27 04:59:56 PM PDT 24 Jun 27 05:00:03 PM PDT 24 7126270540 ps
T568 /workspace/coverage/default/5.sysrst_ctrl_auto_blk_key_output.2875132287 Jun 27 04:59:44 PM PDT 24 Jun 27 05:00:00 PM PDT 24 3346462885 ps
T569 /workspace/coverage/default/36.sysrst_ctrl_smoke.3999008098 Jun 27 05:01:00 PM PDT 24 Jun 27 05:01:16 PM PDT 24 2111890598 ps
T570 /workspace/coverage/default/49.sysrst_ctrl_smoke.3261600004 Jun 27 05:01:55 PM PDT 24 Jun 27 05:02:03 PM PDT 24 2111418795 ps
T571 /workspace/coverage/default/23.sysrst_ctrl_alert_test.1200767947 Jun 27 05:00:50 PM PDT 24 Jun 27 05:00:55 PM PDT 24 2022387142 ps
T572 /workspace/coverage/default/29.sysrst_ctrl_edge_detect.1520983096 Jun 27 05:01:00 PM PDT 24 Jun 27 05:01:14 PM PDT 24 2528643739 ps
T573 /workspace/coverage/default/37.sysrst_ctrl_flash_wr_prot_out.2089589398 Jun 27 05:01:15 PM PDT 24 Jun 27 05:01:29 PM PDT 24 2610709449 ps
T85 /workspace/coverage/default/8.sysrst_ctrl_auto_blk_key_output.1464249496 Jun 27 04:59:42 PM PDT 24 Jun 27 04:59:59 PM PDT 24 3390303290 ps
T128 /workspace/coverage/default/47.sysrst_ctrl_edge_detect.3405934062 Jun 27 05:01:37 PM PDT 24 Jun 27 05:01:49 PM PDT 24 5049586336 ps
T574 /workspace/coverage/default/0.sysrst_ctrl_smoke.1282820232 Jun 27 04:59:19 PM PDT 24 Jun 27 04:59:25 PM PDT 24 2118588683 ps
T575 /workspace/coverage/default/43.sysrst_ctrl_smoke.2860053748 Jun 27 05:01:14 PM PDT 24 Jun 27 05:01:27 PM PDT 24 2110209167 ps
T576 /workspace/coverage/default/5.sysrst_ctrl_ultra_low_pwr.309074823 Jun 27 04:59:44 PM PDT 24 Jun 27 05:06:17 PM PDT 24 2023239510962 ps
T577 /workspace/coverage/default/12.sysrst_ctrl_edge_detect.1893127677 Jun 27 04:59:56 PM PDT 24 Jun 27 05:00:06 PM PDT 24 3074391310 ps
T578 /workspace/coverage/default/28.sysrst_ctrl_pin_access_test.1595182370 Jun 27 05:00:57 PM PDT 24 Jun 27 05:01:06 PM PDT 24 2080468582 ps
T579 /workspace/coverage/default/33.sysrst_ctrl_stress_all.4281265987 Jun 27 05:01:02 PM PDT 24 Jun 27 05:01:20 PM PDT 24 14653264386 ps
T382 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_with_pre_cond.3192491430 Jun 27 04:59:22 PM PDT 24 Jun 27 05:00:55 PM PDT 24 64589349512 ps
T580 /workspace/coverage/default/7.sysrst_ctrl_flash_wr_prot_out.4228603444 Jun 27 04:59:40 PM PDT 24 Jun 27 04:59:50 PM PDT 24 2628920954 ps
T355 /workspace/coverage/default/22.sysrst_ctrl_combo_detect.3509627221 Jun 27 05:00:34 PM PDT 24 Jun 27 05:02:54 PM PDT 24 65881564605 ps
T581 /workspace/coverage/default/10.sysrst_ctrl_in_out_inverted.3767023331 Jun 27 04:59:55 PM PDT 24 Jun 27 05:00:05 PM PDT 24 2443231441 ps
T582 /workspace/coverage/default/34.sysrst_ctrl_in_out_inverted.1362299445 Jun 27 05:01:02 PM PDT 24 Jun 27 05:01:13 PM PDT 24 2465330856 ps
T583 /workspace/coverage/default/5.sysrst_ctrl_flash_wr_prot_out.3196881964 Jun 27 04:59:35 PM PDT 24 Jun 27 04:59:39 PM PDT 24 2662536500 ps
T584 /workspace/coverage/default/10.sysrst_ctrl_flash_wr_prot_out.245978185 Jun 27 04:59:53 PM PDT 24 Jun 27 05:00:00 PM PDT 24 2620712260 ps
T585 /workspace/coverage/default/47.sysrst_ctrl_ec_pwr_on_rst.3148168029 Jun 27 05:01:37 PM PDT 24 Jun 27 05:01:50 PM PDT 24 3468224685 ps
T586 /workspace/coverage/default/1.sysrst_ctrl_in_out_inverted.128400199 Jun 27 04:59:24 PM PDT 24 Jun 27 04:59:33 PM PDT 24 2473865776 ps
T587 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_with_pre_cond.2759528089 Jun 27 04:59:36 PM PDT 24 Jun 27 05:01:03 PM PDT 24 177882723530 ps
T109 /workspace/coverage/default/3.sysrst_ctrl_ultra_low_pwr.3401879526 Jun 27 04:59:40 PM PDT 24 Jun 27 04:59:49 PM PDT 24 4707701343 ps
T588 /workspace/coverage/default/80.sysrst_ctrl_combo_detect_with_pre_cond.2258356011 Jun 27 05:01:49 PM PDT 24 Jun 27 05:02:20 PM PDT 24 44064208077 ps
T589 /workspace/coverage/default/25.sysrst_ctrl_stress_all.1177599268 Jun 27 05:00:54 PM PDT 24 Jun 27 05:01:29 PM PDT 24 14351528026 ps
T379 /workspace/coverage/default/43.sysrst_ctrl_combo_detect.1772447473 Jun 27 05:01:28 PM PDT 24 Jun 27 05:02:05 PM PDT 24 45545169352 ps
T590 /workspace/coverage/default/24.sysrst_ctrl_ultra_low_pwr.3983651931 Jun 27 05:00:54 PM PDT 24 Jun 27 05:01:06 PM PDT 24 4505933614 ps
T591 /workspace/coverage/default/85.sysrst_ctrl_combo_detect_with_pre_cond.579280987 Jun 27 05:01:53 PM PDT 24 Jun 27 05:02:16 PM PDT 24 25846009956 ps
T592 /workspace/coverage/default/14.sysrst_ctrl_auto_blk_key_output.2169138542 Jun 27 05:00:02 PM PDT 24 Jun 27 05:00:13 PM PDT 24 3155474451 ps
T593 /workspace/coverage/default/28.sysrst_ctrl_stress_all.2965458705 Jun 27 05:00:59 PM PDT 24 Jun 27 05:15:44 PM PDT 24 335563771132 ps
T594 /workspace/coverage/default/37.sysrst_ctrl_alert_test.1760138815 Jun 27 05:01:22 PM PDT 24 Jun 27 05:01:29 PM PDT 24 2137083304 ps
T595 /workspace/coverage/default/32.sysrst_ctrl_alert_test.1615872516 Jun 27 05:00:59 PM PDT 24 Jun 27 05:01:14 PM PDT 24 2011475255 ps
T129 /workspace/coverage/default/41.sysrst_ctrl_edge_detect.2781904777 Jun 27 05:01:19 PM PDT 24 Jun 27 05:01:34 PM PDT 24 3515527841 ps
T140 /workspace/coverage/default/4.sysrst_ctrl_stress_all.1978242360 Jun 27 04:59:39 PM PDT 24 Jun 27 05:03:07 PM PDT 24 151112574499 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%