Cond split page
dashboard | hierarchy | modlist | groups | tests | asserts
Go back
 LINE       6677
 EXPRESSION (addr_hit[10] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT1,T3,T6
110CoveredT269,T270,T279
111CoveredT1,T3,T6

 LINE       6680
 EXPRESSION (addr_hit[11] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT1,T2,T13
110CoveredT281,T275,T280
111CoveredT1,T2,T3

 LINE       6682
 EXPRESSION (addr_hit[12] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT13,T3,T14
110CoveredT29,T269,T279
111CoveredT3,T14,T20

 LINE       6695
 EXPRESSION (addr_hit[13] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT13,T3,T14
110CoveredT269,T280,T282
111CoveredT3,T14,T21

 LINE       6712
 EXPRESSION (addr_hit[14] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT5,T2,T13
110CoveredT269,T275,T278
111CoveredT5,T2,T13

 LINE       6721
 EXPRESSION (addr_hit[15] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT3,T14,T21
110CoveredT278,T279,T283
111CoveredT3,T21,T22

 LINE       6730
 EXPRESSION (addr_hit[17] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT3,T14,T7
110CoveredT269,T275,T280
111CoveredT3,T7,T10

 LINE       6745
 EXPRESSION (addr_hit[18] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT2,T13,T3
110CoveredT269,T270,T273
111CoveredT2,T13,T3

 LINE       6747
 EXPRESSION (addr_hit[19] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT3,T14,T9
110CoveredT269,T275,T280
111CoveredT23,T24,T25

 LINE       6750
 EXPRESSION (addr_hit[20] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT3,T14,T52
110CoveredT270,T273,T281
111CoveredT23,T24,T25

 LINE       6757
 EXPRESSION (addr_hit[21] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT2,T13,T3
110CoveredT270,T275,T280
111CoveredT13,T26,T27

 LINE       6763
 EXPRESSION (addr_hit[22] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT2,T13,T3
110CoveredT269,T270,T275
111CoveredT26,T27,T11

 LINE       6769
 EXPRESSION (addr_hit[23] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT2,T3,T14
110CoveredT275,T280,T278
111CoveredT26,T27,T11

 LINE       6775
 EXPRESSION (addr_hit[24] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT2,T13,T3
110CoveredT269,T280,T283
111CoveredT26,T27,T11

 LINE       6781
 EXPRESSION (addr_hit[25] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT13,T3,T14
110CoveredT269,T281,T284
111CoveredT13,T26,T27

 LINE       6783
 EXPRESSION (addr_hit[26] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT3,T14,T26
110CoveredT269,T270,T275
111CoveredT26,T27,T11

 LINE       6785
 EXPRESSION (addr_hit[27] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT3,T14,T26
110CoveredT269,T275,T280
111CoveredT26,T27,T11

 LINE       6787
 EXPRESSION (addr_hit[28] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT3,T14,T26
110CoveredT269,T275,T285
111CoveredT26,T27,T11

 LINE       6789
 EXPRESSION (addr_hit[29] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT2,T13,T3
110CoveredT115,T269,T275
111CoveredT2,T13,T3

 LINE       6795
 EXPRESSION (addr_hit[30] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT2,T13,T3
110CoveredT269,T270,T275
111CoveredT2,T3,T26

 LINE       6801
 EXPRESSION (addr_hit[31] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT2,T3,T14
110CoveredT270,T275,T279
111CoveredT2,T3,T26

 LINE       6807
 EXPRESSION (addr_hit[32] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT2,T3,T14
110CoveredT269,T270,T275
111CoveredT2,T3,T26

 LINE       6813
 EXPRESSION (addr_hit[33] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT2,T13,T3
110CoveredT270,T275,T278
111CoveredT2,T13,T3

 LINE       6815
 EXPRESSION (addr_hit[34] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT2,T3,T14
110CoveredT269,T270,T275
111CoveredT2,T3,T26

 LINE       6817
 EXPRESSION (addr_hit[35] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT2,T3,T14
110CoveredT275,T280,T282
111CoveredT2,T3,T26

 LINE       6819
 EXPRESSION (addr_hit[36] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT2,T3,T14
110CoveredT269,T270,T281
111CoveredT2,T3,T26

 LINE       6821
 EXPRESSION (addr_hit[37] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT2,T13,T3
110CoveredT269,T270,T284
111CoveredT2,T13,T3

 LINE       6826
 EXPRESSION (addr_hit[38] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT2,T3,T14
110CoveredT269,T270,T275
111CoveredT2,T3,T26

 LINE       6831
 EXPRESSION (addr_hit[39] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT2,T3,T14
110CoveredT270,T275,T280
111CoveredT2,T3,T26

 LINE       6836
 EXPRESSION (addr_hit[40] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT2,T3,T14
110CoveredT269,T275,T286
111CoveredT2,T3,T26

 LINE       6841
 EXPRESSION (addr_hit[41] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT2,T13,T3
110CoveredT274,T269,T270
111CoveredT2,T3,T7

 LINE       6850
 EXPRESSION (addr_hit[42] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T4,T5
101CoveredT3,T14,T52
110CoveredT269,T270,T275
111CoveredT3,T7,T10

 LINE       7105
 EXPRESSION (reg_busy_sel | shadow_busy)
             ------1-----   -----2-----
-1--2-StatusTests
00CoveredT1,T4,T5
01Unreachable
10CoveredT1,T5,T2
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%