Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.05 99.38 96.78 100.00 97.44 98.85 99.61 94.27


Total test records in report: 909
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T369 /workspace/coverage/default/89.sysrst_ctrl_combo_detect_with_pre_cond.2865490165 Jul 06 06:20:18 PM PDT 24 Jul 06 06:24:07 PM PDT 24 94032884124 ps
T626 /workspace/coverage/default/0.sysrst_ctrl_ultra_low_pwr.1057523673 Jul 06 06:13:18 PM PDT 24 Jul 06 06:13:25 PM PDT 24 3762618114 ps
T627 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.2112686894 Jul 06 06:14:22 PM PDT 24 Jul 06 06:14:26 PM PDT 24 2619990286 ps
T197 /workspace/coverage/default/19.sysrst_ctrl_stress_all_with_rand_reset.2690345999 Jul 06 06:16:29 PM PDT 24 Jul 06 06:17:38 PM PDT 24 53781259974 ps
T628 /workspace/coverage/default/84.sysrst_ctrl_combo_detect_with_pre_cond.3293815427 Jul 06 06:20:18 PM PDT 24 Jul 06 06:21:34 PM PDT 24 66537821016 ps
T629 /workspace/coverage/default/16.sysrst_ctrl_edge_detect.903238418 Jul 06 06:16:14 PM PDT 24 Jul 06 06:16:17 PM PDT 24 2802248146 ps
T183 /workspace/coverage/default/24.sysrst_ctrl_stress_all_with_rand_reset.4285030926 Jul 06 06:17:04 PM PDT 24 Jul 06 06:21:09 PM PDT 24 97984663391 ps
T206 /workspace/coverage/default/2.sysrst_ctrl_ec_pwr_on_rst.4144113068 Jul 06 06:13:55 PM PDT 24 Jul 06 06:25:11 PM PDT 24 1063482803297 ps
T207 /workspace/coverage/default/29.sysrst_ctrl_in_out_inverted.196673819 Jul 06 06:17:39 PM PDT 24 Jul 06 06:17:43 PM PDT 24 2464533155 ps
T208 /workspace/coverage/default/31.sysrst_ctrl_stress_all_with_rand_reset.4276161654 Jul 06 06:17:41 PM PDT 24 Jul 06 06:20:43 PM PDT 24 79643478091 ps
T209 /workspace/coverage/default/96.sysrst_ctrl_combo_detect_with_pre_cond.2681461318 Jul 06 06:20:28 PM PDT 24 Jul 06 06:22:58 PM PDT 24 56368111557 ps
T210 /workspace/coverage/default/0.sysrst_ctrl_in_out_inverted.1022237695 Jul 06 06:13:10 PM PDT 24 Jul 06 06:13:12 PM PDT 24 2488756911 ps
T211 /workspace/coverage/default/3.sysrst_ctrl_stress_all.2179590404 Jul 06 06:14:14 PM PDT 24 Jul 06 06:14:25 PM PDT 24 17988746960 ps
T212 /workspace/coverage/default/79.sysrst_ctrl_combo_detect_with_pre_cond.503915434 Jul 06 06:20:20 PM PDT 24 Jul 06 06:21:30 PM PDT 24 27085598708 ps
T213 /workspace/coverage/default/28.sysrst_ctrl_ultra_low_pwr.4204501267 Jul 06 06:17:28 PM PDT 24 Jul 06 06:17:32 PM PDT 24 11592476254 ps
T214 /workspace/coverage/default/23.sysrst_ctrl_alert_test.307766158 Jul 06 06:17:00 PM PDT 24 Jul 06 06:17:05 PM PDT 24 2011620348 ps
T630 /workspace/coverage/default/30.sysrst_ctrl_in_out_inverted.719981017 Jul 06 06:17:37 PM PDT 24 Jul 06 06:17:45 PM PDT 24 2460232516 ps
T170 /workspace/coverage/default/29.sysrst_ctrl_edge_detect.3109913800 Jul 06 06:17:28 PM PDT 24 Jul 06 06:17:39 PM PDT 24 5838613705 ps
T631 /workspace/coverage/default/43.sysrst_ctrl_smoke.1077897948 Jul 06 06:18:51 PM PDT 24 Jul 06 06:18:53 PM PDT 24 2165601933 ps
T632 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst.2046557813 Jul 06 06:13:52 PM PDT 24 Jul 06 06:13:59 PM PDT 24 2396868306 ps
T633 /workspace/coverage/default/5.sysrst_ctrl_pin_access_test.132961254 Jul 06 06:14:30 PM PDT 24 Jul 06 06:14:36 PM PDT 24 2111100793 ps
T634 /workspace/coverage/default/42.sysrst_ctrl_auto_blk_key_output.596282664 Jul 06 06:18:48 PM PDT 24 Jul 06 06:18:51 PM PDT 24 3628387275 ps
T635 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.226094880 Jul 06 06:14:42 PM PDT 24 Jul 06 06:14:44 PM PDT 24 2484753402 ps
T636 /workspace/coverage/default/16.sysrst_ctrl_smoke.2954596069 Jul 06 06:16:06 PM PDT 24 Jul 06 06:16:12 PM PDT 24 2109977096 ps
T637 /workspace/coverage/default/38.sysrst_ctrl_pin_override_test.2098417464 Jul 06 06:18:19 PM PDT 24 Jul 06 06:18:22 PM PDT 24 2534731081 ps
T372 /workspace/coverage/default/94.sysrst_ctrl_combo_detect_with_pre_cond.3757050634 Jul 06 06:20:22 PM PDT 24 Jul 06 06:21:45 PM PDT 24 128538795733 ps
T638 /workspace/coverage/default/40.sysrst_ctrl_stress_all.1580590707 Jul 06 06:18:32 PM PDT 24 Jul 06 06:18:43 PM PDT 24 15683906434 ps
T639 /workspace/coverage/default/5.sysrst_ctrl_edge_detect.39545420 Jul 06 06:14:38 PM PDT 24 Jul 06 06:14:41 PM PDT 24 3695429978 ps
T640 /workspace/coverage/default/31.sysrst_ctrl_flash_wr_prot_out.2757509072 Jul 06 06:17:39 PM PDT 24 Jul 06 06:17:43 PM PDT 24 2612091349 ps
T641 /workspace/coverage/default/1.sysrst_ctrl_in_out_inverted.1131137480 Jul 06 06:13:32 PM PDT 24 Jul 06 06:13:34 PM PDT 24 2468730063 ps
T316 /workspace/coverage/default/45.sysrst_ctrl_stress_all_with_rand_reset.2862077954 Jul 06 06:19:25 PM PDT 24 Jul 06 06:20:44 PM PDT 24 31979765049 ps
T277 /workspace/coverage/default/42.sysrst_ctrl_combo_detect.3226339891 Jul 06 06:18:47 PM PDT 24 Jul 06 06:20:08 PM PDT 24 31077368139 ps
T392 /workspace/coverage/default/10.sysrst_ctrl_combo_detect_with_pre_cond.2929396756 Jul 06 06:15:27 PM PDT 24 Jul 06 06:16:30 PM PDT 24 23581042327 ps
T172 /workspace/coverage/default/7.sysrst_ctrl_edge_detect.2929119435 Jul 06 06:14:55 PM PDT 24 Jul 06 06:15:05 PM PDT 24 3436959890 ps
T642 /workspace/coverage/default/27.sysrst_ctrl_pin_access_test.1427756762 Jul 06 06:17:18 PM PDT 24 Jul 06 06:17:20 PM PDT 24 2152426526 ps
T643 /workspace/coverage/default/38.sysrst_ctrl_alert_test.3245119802 Jul 06 06:18:18 PM PDT 24 Jul 06 06:18:21 PM PDT 24 2021175439 ps
T644 /workspace/coverage/default/38.sysrst_ctrl_flash_wr_prot_out.1367983661 Jul 06 06:18:24 PM PDT 24 Jul 06 06:18:26 PM PDT 24 2673166030 ps
T344 /workspace/coverage/default/29.sysrst_ctrl_combo_detect.3499691579 Jul 06 06:17:33 PM PDT 24 Jul 06 06:19:20 PM PDT 24 157315085163 ps
T645 /workspace/coverage/default/7.sysrst_ctrl_ec_pwr_on_rst.1137625311 Jul 06 06:14:53 PM PDT 24 Jul 06 06:17:12 PM PDT 24 212778943291 ps
T646 /workspace/coverage/default/21.sysrst_ctrl_pin_access_test.1573244089 Jul 06 06:16:38 PM PDT 24 Jul 06 06:16:45 PM PDT 24 2211453070 ps
T647 /workspace/coverage/default/39.sysrst_ctrl_in_out_inverted.152561454 Jul 06 06:18:24 PM PDT 24 Jul 06 06:18:26 PM PDT 24 2569984868 ps
T648 /workspace/coverage/default/21.sysrst_ctrl_alert_test.993709621 Jul 06 06:16:46 PM PDT 24 Jul 06 06:16:48 PM PDT 24 2039129370 ps
T649 /workspace/coverage/default/47.sysrst_ctrl_auto_blk_key_output.1647292743 Jul 06 06:19:37 PM PDT 24 Jul 06 06:19:58 PM PDT 24 7778152024 ps
T650 /workspace/coverage/default/35.sysrst_ctrl_in_out_inverted.1214195598 Jul 06 06:18:02 PM PDT 24 Jul 06 06:18:09 PM PDT 24 2471498295 ps
T651 /workspace/coverage/default/43.sysrst_ctrl_ultra_low_pwr.2028130990 Jul 06 06:18:59 PM PDT 24 Jul 06 06:19:07 PM PDT 24 5660611789 ps
T652 /workspace/coverage/default/24.sysrst_ctrl_in_out_inverted.2798952187 Jul 06 06:17:00 PM PDT 24 Jul 06 06:17:01 PM PDT 24 2546127324 ps
T109 /workspace/coverage/default/49.sysrst_ctrl_auto_blk_key_output.3333537075 Jul 06 06:19:55 PM PDT 24 Jul 06 06:20:04 PM PDT 24 3397333677 ps
T125 /workspace/coverage/default/6.sysrst_ctrl_ultra_low_pwr.2199611738 Jul 06 06:14:46 PM PDT 24 Jul 06 06:14:56 PM PDT 24 31818171910 ps
T653 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.1039642626 Jul 06 06:20:22 PM PDT 24 Jul 06 06:20:42 PM PDT 24 55680835481 ps
T278 /workspace/coverage/default/38.sysrst_ctrl_stress_all.286438988 Jul 06 06:18:18 PM PDT 24 Jul 06 06:20:09 PM PDT 24 89590776807 ps
T654 /workspace/coverage/default/47.sysrst_ctrl_smoke.3135644611 Jul 06 06:19:34 PM PDT 24 Jul 06 06:19:36 PM PDT 24 2129786512 ps
T655 /workspace/coverage/default/40.sysrst_ctrl_ultra_low_pwr.37917050 Jul 06 06:18:27 PM PDT 24 Jul 06 06:18:29 PM PDT 24 2889295022 ps
T656 /workspace/coverage/default/41.sysrst_ctrl_ultra_low_pwr.3063125706 Jul 06 06:18:34 PM PDT 24 Jul 06 06:18:36 PM PDT 24 3119179744 ps
T657 /workspace/coverage/default/75.sysrst_ctrl_combo_detect_with_pre_cond.2282358606 Jul 06 06:20:14 PM PDT 24 Jul 06 06:21:44 PM PDT 24 34414003554 ps
T658 /workspace/coverage/default/49.sysrst_ctrl_alert_test.3332026549 Jul 06 06:20:05 PM PDT 24 Jul 06 06:20:07 PM PDT 24 2036318948 ps
T659 /workspace/coverage/default/90.sysrst_ctrl_combo_detect_with_pre_cond.1386775560 Jul 06 06:20:18 PM PDT 24 Jul 06 06:22:09 PM PDT 24 89223807605 ps
T352 /workspace/coverage/default/81.sysrst_ctrl_combo_detect_with_pre_cond.4104387076 Jul 06 06:20:21 PM PDT 24 Jul 06 06:27:54 PM PDT 24 180683657995 ps
T660 /workspace/coverage/default/49.sysrst_ctrl_pin_override_test.1740127443 Jul 06 06:19:52 PM PDT 24 Jul 06 06:19:54 PM PDT 24 2530815133 ps
T268 /workspace/coverage/default/4.sysrst_ctrl_combo_detect.3655641400 Jul 06 06:14:25 PM PDT 24 Jul 06 06:15:00 PM PDT 24 137552207587 ps
T661 /workspace/coverage/default/7.sysrst_ctrl_in_out_inverted.4033638194 Jul 06 06:14:50 PM PDT 24 Jul 06 06:14:52 PM PDT 24 2542354677 ps
T662 /workspace/coverage/default/37.sysrst_ctrl_in_out_inverted.2690215612 Jul 06 06:18:14 PM PDT 24 Jul 06 06:18:22 PM PDT 24 2464933029 ps
T279 /workspace/coverage/default/25.sysrst_ctrl_combo_detect.668411720 Jul 06 06:17:07 PM PDT 24 Jul 06 06:20:47 PM PDT 24 85165180324 ps
T663 /workspace/coverage/default/30.sysrst_ctrl_smoke.2859042814 Jul 06 06:17:33 PM PDT 24 Jul 06 06:17:39 PM PDT 24 2113770533 ps
T664 /workspace/coverage/default/24.sysrst_ctrl_stress_all.1707507999 Jul 06 06:17:04 PM PDT 24 Jul 06 06:17:11 PM PDT 24 11962954862 ps
T665 /workspace/coverage/default/15.sysrst_ctrl_alert_test.924902059 Jul 06 06:16:10 PM PDT 24 Jul 06 06:16:12 PM PDT 24 2039786866 ps
T666 /workspace/coverage/default/22.sysrst_ctrl_stress_all.2233180246 Jul 06 06:16:49 PM PDT 24 Jul 06 06:17:03 PM PDT 24 11222301547 ps
T361 /workspace/coverage/default/83.sysrst_ctrl_combo_detect_with_pre_cond.686281147 Jul 06 06:20:20 PM PDT 24 Jul 06 06:22:49 PM PDT 24 125319280647 ps
T345 /workspace/coverage/default/43.sysrst_ctrl_stress_all.115238683 Jul 06 06:19:13 PM PDT 24 Jul 06 06:25:54 PM PDT 24 144610594515 ps
T667 /workspace/coverage/default/35.sysrst_ctrl_auto_blk_key_output.2524161261 Jul 06 06:18:02 PM PDT 24 Jul 06 06:18:07 PM PDT 24 3720022437 ps
T350 /workspace/coverage/default/15.sysrst_ctrl_combo_detect_with_pre_cond.637466507 Jul 06 06:16:00 PM PDT 24 Jul 06 06:21:04 PM PDT 24 120393724710 ps
T668 /workspace/coverage/default/29.sysrst_ctrl_auto_blk_key_output.648647669 Jul 06 06:17:33 PM PDT 24 Jul 06 06:17:43 PM PDT 24 3678527419 ps
T126 /workspace/coverage/default/36.sysrst_ctrl_ultra_low_pwr.394587514 Jul 06 06:18:06 PM PDT 24 Jul 06 06:18:10 PM PDT 24 62279783775 ps
T295 /workspace/coverage/default/4.sysrst_ctrl_sec_cm.923939337 Jul 06 06:14:26 PM PDT 24 Jul 06 06:14:53 PM PDT 24 42120045182 ps
T669 /workspace/coverage/default/10.sysrst_ctrl_ultra_low_pwr.478948124 Jul 06 06:15:23 PM PDT 24 Jul 06 06:15:32 PM PDT 24 8456218886 ps
T670 /workspace/coverage/default/48.sysrst_ctrl_combo_detect_with_pre_cond.266816506 Jul 06 06:19:49 PM PDT 24 Jul 06 06:20:58 PM PDT 24 26578635826 ps
T671 /workspace/coverage/default/9.sysrst_ctrl_alert_test.1058447913 Jul 06 06:15:28 PM PDT 24 Jul 06 06:15:34 PM PDT 24 2013056910 ps
T672 /workspace/coverage/default/41.sysrst_ctrl_smoke.704081725 Jul 06 06:18:31 PM PDT 24 Jul 06 06:18:33 PM PDT 24 2129238361 ps
T673 /workspace/coverage/default/30.sysrst_ctrl_auto_blk_key_output.1363135230 Jul 06 06:17:36 PM PDT 24 Jul 06 06:17:38 PM PDT 24 3645951714 ps
T674 /workspace/coverage/default/27.sysrst_ctrl_ec_pwr_on_rst.3652287134 Jul 06 06:17:21 PM PDT 24 Jul 06 06:17:22 PM PDT 24 2730684187 ps
T675 /workspace/coverage/default/1.sysrst_ctrl_edge_detect.626650582 Jul 06 06:13:40 PM PDT 24 Jul 06 06:13:48 PM PDT 24 2543129601 ps
T676 /workspace/coverage/default/18.sysrst_ctrl_pin_override_test.840734343 Jul 06 06:16:19 PM PDT 24 Jul 06 06:16:24 PM PDT 24 2516045632 ps
T677 /workspace/coverage/default/48.sysrst_ctrl_pin_access_test.2979814886 Jul 06 06:19:45 PM PDT 24 Jul 06 06:19:52 PM PDT 24 2194699865 ps
T678 /workspace/coverage/default/23.sysrst_ctrl_pin_access_test.399037972 Jul 06 06:16:52 PM PDT 24 Jul 06 06:16:54 PM PDT 24 2057618873 ps
T679 /workspace/coverage/default/20.sysrst_ctrl_pin_access_test.1483459878 Jul 06 06:16:34 PM PDT 24 Jul 06 06:16:36 PM PDT 24 2114832296 ps
T680 /workspace/coverage/default/18.sysrst_ctrl_in_out_inverted.3945329657 Jul 06 06:16:14 PM PDT 24 Jul 06 06:16:17 PM PDT 24 2460436162 ps
T681 /workspace/coverage/default/37.sysrst_ctrl_flash_wr_prot_out.189682375 Jul 06 06:18:14 PM PDT 24 Jul 06 06:18:16 PM PDT 24 2633521954 ps
T682 /workspace/coverage/default/3.sysrst_ctrl_in_out_inverted.1537664189 Jul 06 06:14:06 PM PDT 24 Jul 06 06:14:08 PM PDT 24 2480272509 ps
T683 /workspace/coverage/default/16.sysrst_ctrl_auto_blk_key_output.1526915766 Jul 06 06:16:10 PM PDT 24 Jul 06 06:16:21 PM PDT 24 3743863064 ps
T684 /workspace/coverage/default/11.sysrst_ctrl_flash_wr_prot_out.1775313491 Jul 06 06:15:26 PM PDT 24 Jul 06 06:15:28 PM PDT 24 2621123557 ps
T685 /workspace/coverage/default/34.sysrst_ctrl_flash_wr_prot_out.3834721422 Jul 06 06:18:06 PM PDT 24 Jul 06 06:18:08 PM PDT 24 2629770512 ps
T686 /workspace/coverage/default/19.sysrst_ctrl_pin_override_test.2421506895 Jul 06 06:16:24 PM PDT 24 Jul 06 06:16:31 PM PDT 24 2508647907 ps
T687 /workspace/coverage/default/35.sysrst_ctrl_pin_override_test.2711002558 Jul 06 06:18:04 PM PDT 24 Jul 06 06:18:05 PM PDT 24 2540541631 ps
T348 /workspace/coverage/default/11.sysrst_ctrl_combo_detect_with_pre_cond.2061282360 Jul 06 06:15:30 PM PDT 24 Jul 06 06:18:58 PM PDT 24 79644172436 ps
T366 /workspace/coverage/default/14.sysrst_ctrl_combo_detect_with_pre_cond.102896152 Jul 06 06:15:58 PM PDT 24 Jul 06 06:16:18 PM PDT 24 36106988164 ps
T688 /workspace/coverage/default/12.sysrst_ctrl_stress_all.101018543 Jul 06 06:15:41 PM PDT 24 Jul 06 06:16:00 PM PDT 24 15362816344 ps
T689 /workspace/coverage/default/31.sysrst_ctrl_alert_test.3776296376 Jul 06 06:17:45 PM PDT 24 Jul 06 06:17:48 PM PDT 24 2043385642 ps
T690 /workspace/coverage/default/18.sysrst_ctrl_alert_test.3686805370 Jul 06 06:16:26 PM PDT 24 Jul 06 06:16:28 PM PDT 24 2023580012 ps
T179 /workspace/coverage/default/36.sysrst_ctrl_stress_all_with_rand_reset.1732405848 Jul 06 06:18:09 PM PDT 24 Jul 06 06:20:07 PM PDT 24 43031617769 ps
T373 /workspace/coverage/default/77.sysrst_ctrl_combo_detect_with_pre_cond.488518167 Jul 06 06:20:19 PM PDT 24 Jul 06 06:21:11 PM PDT 24 144237029969 ps
T691 /workspace/coverage/default/10.sysrst_ctrl_pin_access_test.4036049515 Jul 06 06:15:20 PM PDT 24 Jul 06 06:15:27 PM PDT 24 2205275384 ps
T692 /workspace/coverage/default/12.sysrst_ctrl_in_out_inverted.2685923977 Jul 06 06:15:36 PM PDT 24 Jul 06 06:15:43 PM PDT 24 2462679288 ps
T363 /workspace/coverage/default/61.sysrst_ctrl_combo_detect_with_pre_cond.4247291978 Jul 06 06:20:08 PM PDT 24 Jul 06 06:21:55 PM PDT 24 85076810510 ps
T693 /workspace/coverage/default/23.sysrst_ctrl_pin_override_test.36957207 Jul 06 06:16:54 PM PDT 24 Jul 06 06:16:56 PM PDT 24 2532357994 ps
T694 /workspace/coverage/default/45.sysrst_ctrl_ec_pwr_on_rst.4264101054 Jul 06 06:19:15 PM PDT 24 Jul 06 06:19:18 PM PDT 24 3273804554 ps
T695 /workspace/coverage/default/42.sysrst_ctrl_smoke.3619943554 Jul 06 06:18:43 PM PDT 24 Jul 06 06:18:45 PM PDT 24 2132093740 ps
T696 /workspace/coverage/default/1.sysrst_ctrl_auto_blk_key_output.2614181396 Jul 06 06:13:40 PM PDT 24 Jul 06 06:13:43 PM PDT 24 3312010527 ps
T697 /workspace/coverage/default/22.sysrst_ctrl_in_out_inverted.2177681656 Jul 06 06:16:45 PM PDT 24 Jul 06 06:16:49 PM PDT 24 2475134758 ps
T698 /workspace/coverage/default/35.sysrst_ctrl_alert_test.2476150910 Jul 06 06:18:06 PM PDT 24 Jul 06 06:18:12 PM PDT 24 2015516137 ps
T699 /workspace/coverage/default/22.sysrst_ctrl_pin_access_test.1032736361 Jul 06 06:16:47 PM PDT 24 Jul 06 06:16:50 PM PDT 24 2127043173 ps
T188 /workspace/coverage/default/4.sysrst_ctrl_edge_detect.1780033385 Jul 06 06:14:25 PM PDT 24 Jul 06 06:14:32 PM PDT 24 6032249899 ps
T700 /workspace/coverage/default/19.sysrst_ctrl_alert_test.1631531034 Jul 06 06:16:32 PM PDT 24 Jul 06 06:16:38 PM PDT 24 2015159253 ps
T701 /workspace/coverage/default/47.sysrst_ctrl_ec_pwr_on_rst.526476894 Jul 06 06:19:38 PM PDT 24 Jul 06 06:19:41 PM PDT 24 3285250946 ps
T245 /workspace/coverage/default/2.sysrst_ctrl_edge_detect.345159883 Jul 06 06:13:59 PM PDT 24 Jul 06 06:14:05 PM PDT 24 3766661433 ps
T702 /workspace/coverage/default/30.sysrst_ctrl_ec_pwr_on_rst.2124240102 Jul 06 06:17:35 PM PDT 24 Jul 06 06:17:46 PM PDT 24 4121730146 ps
T703 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.3190009928 Jul 06 06:13:40 PM PDT 24 Jul 06 06:15:08 PM PDT 24 148703292599 ps
T704 /workspace/coverage/default/14.sysrst_ctrl_auto_blk_key_output.2452978915 Jul 06 06:15:50 PM PDT 24 Jul 06 06:16:10 PM PDT 24 7863797703 ps
T705 /workspace/coverage/default/9.sysrst_ctrl_in_out_inverted.3906461332 Jul 06 06:15:23 PM PDT 24 Jul 06 06:15:26 PM PDT 24 2489466503 ps
T706 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.3203102755 Jul 06 06:13:10 PM PDT 24 Jul 06 06:13:14 PM PDT 24 2347192357 ps
T707 /workspace/coverage/default/0.sysrst_ctrl_alert_test.3539551220 Jul 06 06:13:32 PM PDT 24 Jul 06 06:13:36 PM PDT 24 2015746790 ps
T379 /workspace/coverage/default/48.sysrst_ctrl_combo_detect.704507040 Jul 06 06:19:52 PM PDT 24 Jul 06 06:20:30 PM PDT 24 87142998247 ps
T708 /workspace/coverage/default/8.sysrst_ctrl_pin_override_test.3221259709 Jul 06 06:15:03 PM PDT 24 Jul 06 06:15:10 PM PDT 24 2510895056 ps
T709 /workspace/coverage/default/7.sysrst_ctrl_pin_override_test.3783450149 Jul 06 06:14:53 PM PDT 24 Jul 06 06:15:00 PM PDT 24 2511494767 ps
T710 /workspace/coverage/default/27.sysrst_ctrl_alert_test.1972022646 Jul 06 06:17:22 PM PDT 24 Jul 06 06:17:28 PM PDT 24 2012327840 ps
T711 /workspace/coverage/default/8.sysrst_ctrl_in_out_inverted.4038383560 Jul 06 06:15:00 PM PDT 24 Jul 06 06:15:07 PM PDT 24 2461784307 ps
T135 /workspace/coverage/default/8.sysrst_ctrl_ultra_low_pwr.1615701192 Jul 06 06:21:03 PM PDT 24 Jul 06 06:21:12 PM PDT 24 8132424223 ps
T712 /workspace/coverage/default/28.sysrst_ctrl_in_out_inverted.1236077313 Jul 06 06:17:24 PM PDT 24 Jul 06 06:17:26 PM PDT 24 2457610020 ps
T713 /workspace/coverage/default/45.sysrst_ctrl_pin_override_test.226088913 Jul 06 06:19:22 PM PDT 24 Jul 06 06:19:24 PM PDT 24 2529119927 ps
T714 /workspace/coverage/default/44.sysrst_ctrl_ec_pwr_on_rst.1608870761 Jul 06 06:19:02 PM PDT 24 Jul 06 06:19:10 PM PDT 24 3066661654 ps
T715 /workspace/coverage/default/20.sysrst_ctrl_stress_all.3061755234 Jul 06 06:16:37 PM PDT 24 Jul 06 06:17:00 PM PDT 24 9440771859 ps
T387 /workspace/coverage/default/19.sysrst_ctrl_stress_all.2502384664 Jul 06 06:16:33 PM PDT 24 Jul 06 06:17:42 PM PDT 24 98800923948 ps
T175 /workspace/coverage/default/48.sysrst_ctrl_stress_all_with_rand_reset.3277584473 Jul 06 06:19:49 PM PDT 24 Jul 06 06:22:39 PM PDT 24 64060257159 ps
T716 /workspace/coverage/default/22.sysrst_ctrl_combo_detect.530631342 Jul 06 06:16:50 PM PDT 24 Jul 06 06:19:58 PM PDT 24 69058824771 ps
T299 /workspace/coverage/default/46.sysrst_ctrl_stress_all_with_rand_reset.1709572660 Jul 06 06:19:28 PM PDT 24 Jul 06 06:20:09 PM PDT 24 15172412420 ps
T717 /workspace/coverage/default/41.sysrst_ctrl_stress_all_with_rand_reset.1861921611 Jul 06 06:18:39 PM PDT 24 Jul 06 06:18:56 PM PDT 24 6297222002 ps
T718 /workspace/coverage/default/47.sysrst_ctrl_pin_access_test.1796101223 Jul 06 06:19:33 PM PDT 24 Jul 06 06:19:35 PM PDT 24 2292802401 ps
T719 /workspace/coverage/default/8.sysrst_ctrl_stress_all.2231067228 Jul 06 06:15:03 PM PDT 24 Jul 06 06:15:14 PM PDT 24 15272715428 ps
T720 /workspace/coverage/default/39.sysrst_ctrl_flash_wr_prot_out.663872827 Jul 06 06:18:23 PM PDT 24 Jul 06 06:18:25 PM PDT 24 2737942175 ps
T721 /workspace/coverage/default/55.sysrst_ctrl_combo_detect_with_pre_cond.3591299119 Jul 06 06:20:08 PM PDT 24 Jul 06 06:21:02 PM PDT 24 125308542293 ps
T722 /workspace/coverage/default/35.sysrst_ctrl_stress_all.1064655224 Jul 06 06:18:08 PM PDT 24 Jul 06 06:18:25 PM PDT 24 8910881276 ps
T184 /workspace/coverage/default/44.sysrst_ctrl_edge_detect.3152164911 Jul 06 06:19:13 PM PDT 24 Jul 06 06:19:25 PM PDT 24 4461044348 ps
T367 /workspace/coverage/default/33.sysrst_ctrl_combo_detect_with_pre_cond.1040206328 Jul 06 06:17:55 PM PDT 24 Jul 06 06:18:27 PM PDT 24 58765532171 ps
T185 /workspace/coverage/default/23.sysrst_ctrl_stress_all_with_rand_reset.2273715011 Jul 06 06:16:55 PM PDT 24 Jul 06 06:18:09 PM PDT 24 238984041141 ps
T349 /workspace/coverage/default/9.sysrst_ctrl_combo_detect.2537271645 Jul 06 06:15:14 PM PDT 24 Jul 06 06:20:52 PM PDT 24 130649326824 ps
T723 /workspace/coverage/default/36.sysrst_ctrl_alert_test.1287266465 Jul 06 06:18:10 PM PDT 24 Jul 06 06:18:13 PM PDT 24 2019944868 ps
T724 /workspace/coverage/default/4.sysrst_ctrl_pin_access_test.785782295 Jul 06 06:14:21 PM PDT 24 Jul 06 06:14:23 PM PDT 24 2246847124 ps
T725 /workspace/coverage/default/31.sysrst_ctrl_edge_detect.1111570942 Jul 06 06:17:40 PM PDT 24 Jul 06 06:17:45 PM PDT 24 2876397626 ps
T205 /workspace/coverage/default/13.sysrst_ctrl_stress_all.2043273407 Jul 06 06:15:44 PM PDT 24 Jul 06 06:15:49 PM PDT 24 12238184456 ps
T309 /workspace/coverage/default/3.sysrst_ctrl_sec_cm.965992206 Jul 06 06:14:17 PM PDT 24 Jul 06 06:15:12 PM PDT 24 42015920432 ps
T726 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.945733690 Jul 06 06:17:41 PM PDT 24 Jul 06 06:17:43 PM PDT 24 2533227635 ps
T318 /workspace/coverage/default/20.sysrst_ctrl_stress_all_with_rand_reset.3067838611 Jul 06 06:16:36 PM PDT 24 Jul 06 06:17:32 PM PDT 24 46257041598 ps
T727 /workspace/coverage/default/41.sysrst_ctrl_combo_detect_with_pre_cond.2650819718 Jul 06 06:18:38 PM PDT 24 Jul 06 06:18:49 PM PDT 24 26693651593 ps
T234 /workspace/coverage/default/20.sysrst_ctrl_edge_detect.1632185476 Jul 06 06:16:35 PM PDT 24 Jul 06 06:16:44 PM PDT 24 4126141523 ps
T386 /workspace/coverage/default/98.sysrst_ctrl_combo_detect_with_pre_cond.2680153968 Jul 06 06:20:22 PM PDT 24 Jul 06 06:21:32 PM PDT 24 106751172729 ps
T728 /workspace/coverage/default/15.sysrst_ctrl_edge_detect.853207322 Jul 06 06:16:02 PM PDT 24 Jul 06 06:16:04 PM PDT 24 2635318989 ps
T154 /workspace/coverage/default/23.sysrst_ctrl_edge_detect.719565552 Jul 06 06:16:54 PM PDT 24 Jul 06 06:17:02 PM PDT 24 4362554016 ps
T160 /workspace/coverage/default/7.sysrst_ctrl_flash_wr_prot_out.323139977 Jul 06 06:14:50 PM PDT 24 Jul 06 06:14:54 PM PDT 24 2617582799 ps
T127 /workspace/coverage/default/29.sysrst_ctrl_stress_all_with_rand_reset.2169372435 Jul 06 06:17:37 PM PDT 24 Jul 06 06:17:56 PM PDT 24 24177776081 ps
T161 /workspace/coverage/default/36.sysrst_ctrl_edge_detect.1319893400 Jul 06 06:18:10 PM PDT 24 Jul 06 06:18:19 PM PDT 24 4206311480 ps
T162 /workspace/coverage/default/0.sysrst_ctrl_ec_pwr_on_rst.114866095 Jul 06 06:13:15 PM PDT 24 Jul 06 06:13:23 PM PDT 24 2720893296 ps
T163 /workspace/coverage/default/46.sysrst_ctrl_stress_all.90597559 Jul 06 06:19:31 PM PDT 24 Jul 06 06:20:05 PM PDT 24 15480814072 ps
T164 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_with_pre_cond.1195140781 Jul 06 06:14:24 PM PDT 24 Jul 06 06:17:28 PM PDT 24 86378018849 ps
T165 /workspace/coverage/default/91.sysrst_ctrl_combo_detect_with_pre_cond.3490554437 Jul 06 06:20:18 PM PDT 24 Jul 06 06:21:07 PM PDT 24 79052463148 ps
T166 /workspace/coverage/default/40.sysrst_ctrl_combo_detect_with_pre_cond.1953462297 Jul 06 06:18:29 PM PDT 24 Jul 06 06:19:29 PM PDT 24 50555504035 ps
T167 /workspace/coverage/default/46.sysrst_ctrl_ec_pwr_on_rst.1044603150 Jul 06 06:19:30 PM PDT 24 Jul 06 06:19:35 PM PDT 24 3704194499 ps
T222 /workspace/coverage/default/9.sysrst_ctrl_combo_detect_with_pre_cond.3661723116 Jul 06 06:15:12 PM PDT 24 Jul 06 06:17:59 PM PDT 24 129606479042 ps
T223 /workspace/coverage/default/2.sysrst_ctrl_auto_blk_key_output.3163214978 Jul 06 06:13:54 PM PDT 24 Jul 06 06:13:57 PM PDT 24 3205531379 ps
T729 /workspace/coverage/default/18.sysrst_ctrl_ec_pwr_on_rst.3493054506 Jul 06 06:16:20 PM PDT 24 Jul 06 06:16:21 PM PDT 24 2839926618 ps
T261 /workspace/coverage/default/69.sysrst_ctrl_combo_detect_with_pre_cond.368933163 Jul 06 06:20:14 PM PDT 24 Jul 06 06:21:21 PM PDT 24 53394700023 ps
T219 /workspace/coverage/default/47.sysrst_ctrl_stress_all_with_rand_reset.1566806803 Jul 06 06:19:41 PM PDT 24 Jul 06 06:20:16 PM PDT 24 28853315289 ps
T730 /workspace/coverage/default/22.sysrst_ctrl_ultra_low_pwr.2896619472 Jul 06 06:16:51 PM PDT 24 Jul 06 06:16:53 PM PDT 24 3023025730 ps
T731 /workspace/coverage/default/6.sysrst_ctrl_ec_pwr_on_rst.2116458703 Jul 06 06:14:47 PM PDT 24 Jul 06 06:14:49 PM PDT 24 3195264097 ps
T732 /workspace/coverage/default/37.sysrst_ctrl_pin_access_test.3265784876 Jul 06 06:18:12 PM PDT 24 Jul 06 06:18:19 PM PDT 24 2251867539 ps
T733 /workspace/coverage/default/4.sysrst_ctrl_smoke.3149314235 Jul 06 06:14:15 PM PDT 24 Jul 06 06:14:18 PM PDT 24 2120797303 ps
T734 /workspace/coverage/default/39.sysrst_ctrl_pin_override_test.578299360 Jul 06 06:18:19 PM PDT 24 Jul 06 06:18:22 PM PDT 24 2526336967 ps
T128 /workspace/coverage/default/6.sysrst_ctrl_stress_all.1824412801 Jul 06 06:14:51 PM PDT 24 Jul 06 06:14:54 PM PDT 24 19915677544 ps
T269 /workspace/coverage/default/16.sysrst_ctrl_combo_detect.1682525297 Jul 06 06:16:06 PM PDT 24 Jul 06 06:20:56 PM PDT 24 116129066136 ps
T735 /workspace/coverage/default/2.sysrst_ctrl_smoke.4195972649 Jul 06 06:13:46 PM PDT 24 Jul 06 06:13:52 PM PDT 24 2112639160 ps
T346 /workspace/coverage/default/8.sysrst_ctrl_combo_detect.3473949482 Jul 06 06:15:05 PM PDT 24 Jul 06 06:17:45 PM PDT 24 136794186742 ps
T736 /workspace/coverage/default/15.sysrst_ctrl_ec_pwr_on_rst.966618216 Jul 06 06:16:00 PM PDT 24 Jul 06 06:16:10 PM PDT 24 3770169992 ps
T737 /workspace/coverage/default/14.sysrst_ctrl_stress_all.4262398816 Jul 06 06:15:54 PM PDT 24 Jul 06 06:16:27 PM PDT 24 14178816289 ps
T738 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.116548654 Jul 06 06:14:21 PM PDT 24 Jul 06 06:14:28 PM PDT 24 2281889703 ps
T739 /workspace/coverage/default/6.sysrst_ctrl_combo_detect_with_pre_cond.4274383200 Jul 06 06:14:51 PM PDT 24 Jul 06 06:17:38 PM PDT 24 74123101270 ps
T740 /workspace/coverage/default/66.sysrst_ctrl_combo_detect_with_pre_cond.241148945 Jul 06 06:20:10 PM PDT 24 Jul 06 06:20:42 PM PDT 24 59528980759 ps
T741 /workspace/coverage/default/36.sysrst_ctrl_stress_all.444391064 Jul 06 06:18:09 PM PDT 24 Jul 06 06:24:49 PM PDT 24 165337217109 ps
T742 /workspace/coverage/default/46.sysrst_ctrl_pin_access_test.1451838373 Jul 06 06:19:27 PM PDT 24 Jul 06 06:19:32 PM PDT 24 2227615905 ps
T743 /workspace/coverage/default/22.sysrst_ctrl_alert_test.1165798558 Jul 06 06:16:54 PM PDT 24 Jul 06 06:16:58 PM PDT 24 2013653068 ps
T744 /workspace/coverage/default/30.sysrst_ctrl_flash_wr_prot_out.3269705055 Jul 06 06:17:34 PM PDT 24 Jul 06 06:17:38 PM PDT 24 2616777811 ps
T745 /workspace/coverage/default/10.sysrst_ctrl_auto_blk_key_output.3100187642 Jul 06 06:15:18 PM PDT 24 Jul 06 06:15:21 PM PDT 24 3237872240 ps
T255 /workspace/coverage/default/8.sysrst_ctrl_combo_detect_with_pre_cond.3497196545 Jul 06 06:15:06 PM PDT 24 Jul 06 06:16:11 PM PDT 24 117411844646 ps
T746 /workspace/coverage/default/26.sysrst_ctrl_stress_all.34292773 Jul 06 06:17:16 PM PDT 24 Jul 06 06:17:24 PM PDT 24 9551450804 ps
T747 /workspace/coverage/default/9.sysrst_ctrl_smoke.1148382848 Jul 06 06:15:03 PM PDT 24 Jul 06 06:15:09 PM PDT 24 2111792145 ps
T748 /workspace/coverage/default/16.sysrst_ctrl_ec_pwr_on_rst.2022072507 Jul 06 06:16:06 PM PDT 24 Jul 06 06:16:17 PM PDT 24 4370437447 ps
T749 /workspace/coverage/default/36.sysrst_ctrl_combo_detect_with_pre_cond.345870137 Jul 06 06:18:09 PM PDT 24 Jul 06 06:20:24 PM PDT 24 49769292507 ps
T750 /workspace/coverage/default/45.sysrst_ctrl_ultra_low_pwr.2092832583 Jul 06 06:19:24 PM PDT 24 Jul 06 06:19:31 PM PDT 24 6684295255 ps
T751 /workspace/coverage/default/40.sysrst_ctrl_alert_test.3559855721 Jul 06 06:18:30 PM PDT 24 Jul 06 06:18:32 PM PDT 24 2037869771 ps
T752 /workspace/coverage/default/21.sysrst_ctrl_stress_all_with_rand_reset.1155037266 Jul 06 06:16:47 PM PDT 24 Jul 06 06:17:24 PM PDT 24 57127207500 ps
T286 /workspace/coverage/default/26.sysrst_ctrl_combo_detect.3558693830 Jul 06 06:17:14 PM PDT 24 Jul 06 06:20:08 PM PDT 24 66974854073 ps
T753 /workspace/coverage/default/20.sysrst_ctrl_in_out_inverted.3057870153 Jul 06 06:16:43 PM PDT 24 Jul 06 06:16:46 PM PDT 24 2483889612 ps
T189 /workspace/coverage/default/14.sysrst_ctrl_stress_all_with_rand_reset.4132077571 Jul 06 06:15:58 PM PDT 24 Jul 06 06:17:57 PM PDT 24 49059274551 ps
T754 /workspace/coverage/default/5.sysrst_ctrl_smoke.3421816003 Jul 06 06:14:29 PM PDT 24 Jul 06 06:14:31 PM PDT 24 2135959875 ps
T755 /workspace/coverage/default/29.sysrst_ctrl_pin_override_test.1561946449 Jul 06 06:17:38 PM PDT 24 Jul 06 06:17:43 PM PDT 24 2518236375 ps
T756 /workspace/coverage/default/10.sysrst_ctrl_pin_override_test.751633038 Jul 06 06:15:17 PM PDT 24 Jul 06 06:15:21 PM PDT 24 2514171569 ps
T757 /workspace/coverage/default/34.sysrst_ctrl_alert_test.87100331 Jul 06 06:17:57 PM PDT 24 Jul 06 06:17:59 PM PDT 24 2031501996 ps
T758 /workspace/coverage/default/49.sysrst_ctrl_ec_pwr_on_rst.2050779176 Jul 06 06:19:52 PM PDT 24 Jul 06 06:19:58 PM PDT 24 4225849842 ps
T759 /workspace/coverage/default/28.sysrst_ctrl_stress_all.2758443759 Jul 06 06:17:30 PM PDT 24 Jul 06 06:17:57 PM PDT 24 9524587566 ps
T310 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.1744852250 Jul 06 06:13:27 PM PDT 24 Jul 06 06:15:24 PM PDT 24 42009963640 ps
T760 /workspace/coverage/default/41.sysrst_ctrl_auto_blk_key_output.3302353619 Jul 06 06:18:34 PM PDT 24 Jul 06 06:18:50 PM PDT 24 23864074017 ps
T391 /workspace/coverage/default/48.sysrst_ctrl_stress_all.3595723722 Jul 06 06:19:49 PM PDT 24 Jul 06 06:22:22 PM PDT 24 246184179178 ps
T761 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.1185395956 Jul 06 06:17:16 PM PDT 24 Jul 06 06:17:24 PM PDT 24 2513406078 ps
T762 /workspace/coverage/default/45.sysrst_ctrl_smoke.994273499 Jul 06 06:19:14 PM PDT 24 Jul 06 06:19:17 PM PDT 24 2125225066 ps
T763 /workspace/coverage/default/21.sysrst_ctrl_pin_override_test.1945420418 Jul 06 06:16:42 PM PDT 24 Jul 06 06:16:45 PM PDT 24 2529812389 ps
T764 /workspace/coverage/default/38.sysrst_ctrl_auto_blk_key_output.1555951708 Jul 06 06:18:17 PM PDT 24 Jul 06 06:18:20 PM PDT 24 3529229517 ps
T765 /workspace/coverage/default/4.sysrst_ctrl_ec_pwr_on_rst.2860612783 Jul 06 06:14:25 PM PDT 24 Jul 06 06:14:33 PM PDT 24 3345799514 ps
T766 /workspace/coverage/default/20.sysrst_ctrl_auto_blk_key_output.211899360 Jul 06 06:16:33 PM PDT 24 Jul 06 06:16:42 PM PDT 24 3236567755 ps
T246 /workspace/coverage/default/4.sysrst_ctrl_stress_all_with_rand_reset.1395938404 Jul 06 06:14:25 PM PDT 24 Jul 06 06:16:28 PM PDT 24 47811262501 ps
T319 /workspace/coverage/default/40.sysrst_ctrl_stress_all_with_rand_reset.3793533019 Jul 06 06:18:31 PM PDT 24 Jul 06 06:20:36 PM PDT 24 49802786528 ps
T767 /workspace/coverage/default/21.sysrst_ctrl_combo_detect_with_pre_cond.2614530695 Jul 06 06:16:46 PM PDT 24 Jul 06 06:17:57 PM PDT 24 26834035423 ps
T190 /workspace/coverage/default/38.sysrst_ctrl_stress_all_with_rand_reset.1588726040 Jul 06 06:18:18 PM PDT 24 Jul 06 06:19:21 PM PDT 24 29134304345 ps
T768 /workspace/coverage/default/49.sysrst_ctrl_pin_access_test.1376481535 Jul 06 06:19:52 PM PDT 24 Jul 06 06:19:54 PM PDT 24 2234871844 ps
T769 /workspace/coverage/default/17.sysrst_ctrl_auto_blk_key_output.3890665874 Jul 06 06:16:15 PM PDT 24 Jul 06 06:16:20 PM PDT 24 3557121788 ps
T770 /workspace/coverage/default/35.sysrst_ctrl_ec_pwr_on_rst.810524486 Jul 06 06:18:00 PM PDT 24 Jul 06 06:18:02 PM PDT 24 2958498516 ps
T771 /workspace/coverage/default/14.sysrst_ctrl_flash_wr_prot_out.3925754668 Jul 06 06:15:50 PM PDT 24 Jul 06 06:15:54 PM PDT 24 2620702744 ps
T772 /workspace/coverage/default/10.sysrst_ctrl_stress_all.3422321655 Jul 06 06:15:27 PM PDT 24 Jul 06 06:15:37 PM PDT 24 8637396797 ps
T773 /workspace/coverage/default/25.sysrst_ctrl_edge_detect.200856007 Jul 06 06:17:07 PM PDT 24 Jul 06 06:17:11 PM PDT 24 2567442334 ps
T155 /workspace/coverage/default/15.sysrst_ctrl_stress_all.3489697540 Jul 06 06:16:12 PM PDT 24 Jul 06 06:17:19 PM PDT 24 1897731692719 ps
T774 /workspace/coverage/default/49.sysrst_ctrl_edge_detect.1192265630 Jul 06 06:19:56 PM PDT 24 Jul 06 06:19:59 PM PDT 24 3787765133 ps
T775 /workspace/coverage/default/14.sysrst_ctrl_smoke.2611010234 Jul 06 06:15:46 PM PDT 24 Jul 06 06:15:53 PM PDT 24 2113617445 ps
T776 /workspace/coverage/default/37.sysrst_ctrl_ec_pwr_on_rst.583896213 Jul 06 06:18:13 PM PDT 24 Jul 06 06:18:21 PM PDT 24 6077332776 ps
T777 /workspace/coverage/default/39.sysrst_ctrl_pin_access_test.1321706562 Jul 06 06:18:23 PM PDT 24 Jul 06 06:18:25 PM PDT 24 2120005013 ps
T778 /workspace/coverage/default/12.sysrst_ctrl_ultra_low_pwr.4187965645 Jul 06 06:15:35 PM PDT 24 Jul 06 06:15:37 PM PDT 24 4670114259 ps
T374 /workspace/coverage/default/92.sysrst_ctrl_combo_detect_with_pre_cond.2641587645 Jul 06 06:20:19 PM PDT 24 Jul 06 06:22:03 PM PDT 24 38170296650 ps
T779 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst.2490198202 Jul 06 06:14:16 PM PDT 24 Jul 06 06:14:18 PM PDT 24 2196290958 ps
T780 /workspace/coverage/default/11.sysrst_ctrl_smoke.2832446735 Jul 06 06:15:26 PM PDT 24 Jul 06 06:15:28 PM PDT 24 2133876854 ps
T781 /workspace/coverage/default/44.sysrst_ctrl_combo_detect.1746103151 Jul 06 06:19:09 PM PDT 24 Jul 06 06:22:10 PM PDT 24 68389137704 ps
T782 /workspace/coverage/default/37.sysrst_ctrl_ultra_low_pwr.1453490179 Jul 06 06:19:47 PM PDT 24 Jul 06 06:19:52 PM PDT 24 2678181052 ps
T783 /workspace/coverage/default/8.sysrst_ctrl_edge_detect.337919287 Jul 06 06:15:04 PM PDT 24 Jul 06 06:15:13 PM PDT 24 3199556476 ps
T784 /workspace/coverage/default/10.sysrst_ctrl_alert_test.1842897476 Jul 06 06:15:27 PM PDT 24 Jul 06 06:15:33 PM PDT 24 2012495480 ps
T785 /workspace/coverage/default/33.sysrst_ctrl_smoke.1322599720 Jul 06 06:17:48 PM PDT 24 Jul 06 06:17:52 PM PDT 24 2114469541 ps
T218 /workspace/coverage/default/34.sysrst_ctrl_edge_detect.3138444125 Jul 06 06:17:57 PM PDT 24 Jul 06 06:18:02 PM PDT 24 3494054306 ps
T786 /workspace/coverage/default/7.sysrst_ctrl_smoke.866369192 Jul 06 06:14:50 PM PDT 24 Jul 06 06:14:52 PM PDT 24 2125587277 ps
T787 /workspace/coverage/default/8.sysrst_ctrl_flash_wr_prot_out.1973705785 Jul 06 06:15:05 PM PDT 24 Jul 06 06:15:07 PM PDT 24 2622374416 ps
T788 /workspace/coverage/default/34.sysrst_ctrl_ec_pwr_on_rst.3349290934 Jul 06 06:17:57 PM PDT 24 Jul 06 06:18:10 PM PDT 24 5051672122 ps
T789 /workspace/coverage/default/56.sysrst_ctrl_combo_detect_with_pre_cond.2563546486 Jul 06 06:20:06 PM PDT 24 Jul 06 06:22:05 PM PDT 24 49083174987 ps
T790 /workspace/coverage/default/13.sysrst_ctrl_in_out_inverted.3928790782 Jul 06 06:15:40 PM PDT 24 Jul 06 06:15:43 PM PDT 24 2487137282 ps
T27 /workspace/coverage/cover_reg_top/4.sysrst_ctrl_csr_bit_bash.568978151 Jul 06 06:02:56 PM PDT 24 Jul 06 06:03:47 PM PDT 24 45622521094 ps
T791 /workspace/coverage/cover_reg_top/4.sysrst_ctrl_intr_test.2990049257 Jul 06 06:02:49 PM PDT 24 Jul 06 06:02:52 PM PDT 24 2019646880 ps
T28 /workspace/coverage/cover_reg_top/10.sysrst_ctrl_csr_mem_rw_with_rand_reset.2891333731 Jul 06 06:03:05 PM PDT 24 Jul 06 06:03:08 PM PDT 24 2240912546 ps
T291 /workspace/coverage/cover_reg_top/13.sysrst_ctrl_tl_errors.628859245 Jul 06 06:03:13 PM PDT 24 Jul 06 06:03:18 PM PDT 24 2064687097 ps
T792 /workspace/coverage/cover_reg_top/44.sysrst_ctrl_intr_test.4034116363 Jul 06 06:03:28 PM PDT 24 Jul 06 06:03:31 PM PDT 24 2031716971 ps
T793 /workspace/coverage/cover_reg_top/15.sysrst_ctrl_intr_test.40163127 Jul 06 06:03:18 PM PDT 24 Jul 06 06:03:24 PM PDT 24 2011989047 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%