Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.84 99.35 96.41 100.00 96.79 98.82 99.52 93.98


Total test records in report: 907
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T198 /workspace/coverage/default/13.sysrst_ctrl_ultra_low_pwr.3078799557 Jul 07 05:52:41 PM PDT 24 Jul 07 05:52:48 PM PDT 24 5375822041 ps
T199 /workspace/coverage/default/34.sysrst_ctrl_auto_blk_key_output.2562768291 Jul 07 05:53:42 PM PDT 24 Jul 07 05:54:26 PM PDT 24 33049410531 ps
T200 /workspace/coverage/default/16.sysrst_ctrl_flash_wr_prot_out.1683756704 Jul 07 05:52:46 PM PDT 24 Jul 07 05:52:53 PM PDT 24 2608691903 ps
T185 /workspace/coverage/default/19.sysrst_ctrl_stress_all_with_rand_reset.2617014446 Jul 07 05:52:57 PM PDT 24 Jul 07 05:54:44 PM PDT 24 79007514464 ps
T201 /workspace/coverage/default/4.sysrst_ctrl_sec_cm.1860903189 Jul 07 05:52:36 PM PDT 24 Jul 07 05:53:08 PM PDT 24 22022476169 ps
T202 /workspace/coverage/default/9.sysrst_ctrl_ec_pwr_on_rst.2532646696 Jul 07 05:52:34 PM PDT 24 Jul 07 05:52:44 PM PDT 24 3667367394 ps
T203 /workspace/coverage/default/19.sysrst_ctrl_ultra_low_pwr.2798799498 Jul 07 05:52:57 PM PDT 24 Jul 07 05:53:05 PM PDT 24 5849767413 ps
T204 /workspace/coverage/default/17.sysrst_ctrl_auto_blk_key_output.1697523958 Jul 07 05:52:51 PM PDT 24 Jul 07 05:52:57 PM PDT 24 3431472239 ps
T431 /workspace/coverage/default/13.sysrst_ctrl_ec_pwr_on_rst.492587899 Jul 07 05:52:43 PM PDT 24 Jul 07 05:52:46 PM PDT 24 3346359471 ps
T432 /workspace/coverage/default/12.sysrst_ctrl_smoke.2995194795 Jul 07 05:52:36 PM PDT 24 Jul 07 05:52:37 PM PDT 24 2182840402 ps
T216 /workspace/coverage/default/19.sysrst_ctrl_edge_detect.853020729 Jul 07 05:53:00 PM PDT 24 Jul 07 05:53:06 PM PDT 24 3223720481 ps
T327 /workspace/coverage/default/94.sysrst_ctrl_combo_detect_with_pre_cond.1257159611 Jul 07 05:54:32 PM PDT 24 Jul 07 05:55:53 PM PDT 24 60307898714 ps
T346 /workspace/coverage/default/86.sysrst_ctrl_combo_detect_with_pre_cond.1595833105 Jul 07 05:54:30 PM PDT 24 Jul 07 05:54:48 PM PDT 24 99229504845 ps
T433 /workspace/coverage/default/7.sysrst_ctrl_auto_blk_key_output.4023545762 Jul 07 05:52:30 PM PDT 24 Jul 07 05:52:33 PM PDT 24 4125188964 ps
T287 /workspace/coverage/default/29.sysrst_ctrl_in_out_inverted.3107688074 Jul 07 05:53:25 PM PDT 24 Jul 07 05:53:28 PM PDT 24 2472551112 ps
T434 /workspace/coverage/default/41.sysrst_ctrl_alert_test.1843651512 Jul 07 05:54:02 PM PDT 24 Jul 07 05:54:06 PM PDT 24 2022520419 ps
T435 /workspace/coverage/default/30.sysrst_ctrl_pin_override_test.2021682672 Jul 07 05:53:25 PM PDT 24 Jul 07 05:53:28 PM PDT 24 2519037039 ps
T436 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.2964646476 Jul 07 05:52:16 PM PDT 24 Jul 07 05:52:19 PM PDT 24 2313829726 ps
T437 /workspace/coverage/default/7.sysrst_ctrl_stress_all.839163985 Jul 07 05:52:34 PM PDT 24 Jul 07 05:52:43 PM PDT 24 6739040586 ps
T219 /workspace/coverage/default/29.sysrst_ctrl_edge_detect.2159835268 Jul 07 05:53:25 PM PDT 24 Jul 07 05:53:28 PM PDT 24 5134775069 ps
T278 /workspace/coverage/default/8.sysrst_ctrl_auto_blk_key_output.1361787017 Jul 07 05:52:32 PM PDT 24 Jul 07 05:52:35 PM PDT 24 3606672296 ps
T438 /workspace/coverage/default/10.sysrst_ctrl_ultra_low_pwr.4249613134 Jul 07 05:52:37 PM PDT 24 Jul 07 05:52:43 PM PDT 24 6527115854 ps
T439 /workspace/coverage/default/11.sysrst_ctrl_ec_pwr_on_rst.2938216374 Jul 07 05:52:38 PM PDT 24 Jul 07 05:52:41 PM PDT 24 5676811140 ps
T440 /workspace/coverage/default/8.sysrst_ctrl_stress_all.1265080604 Jul 07 05:52:34 PM PDT 24 Jul 07 05:52:52 PM PDT 24 6370449249 ps
T332 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_with_pre_cond.2129891898 Jul 07 05:52:15 PM PDT 24 Jul 07 05:53:03 PM PDT 24 54710424182 ps
T441 /workspace/coverage/default/38.sysrst_ctrl_edge_detect.3326578812 Jul 07 05:53:53 PM PDT 24 Jul 07 05:54:00 PM PDT 24 3279697824 ps
T442 /workspace/coverage/default/24.sysrst_ctrl_alert_test.1802835881 Jul 07 05:53:22 PM PDT 24 Jul 07 05:53:28 PM PDT 24 2011641148 ps
T360 /workspace/coverage/default/43.sysrst_ctrl_combo_detect.1461282941 Jul 07 05:54:08 PM PDT 24 Jul 07 05:54:46 PM PDT 24 51253356377 ps
T133 /workspace/coverage/default/37.sysrst_ctrl_edge_detect.296977394 Jul 07 05:53:53 PM PDT 24 Jul 07 05:54:01 PM PDT 24 4529798316 ps
T136 /workspace/coverage/default/18.sysrst_ctrl_stress_all.1986251743 Jul 07 05:52:55 PM PDT 24 Jul 07 05:53:05 PM PDT 24 16080298986 ps
T187 /workspace/coverage/default/23.sysrst_ctrl_edge_detect.657422631 Jul 07 05:53:13 PM PDT 24 Jul 07 05:53:14 PM PDT 24 4714924784 ps
T335 /workspace/coverage/default/45.sysrst_ctrl_combo_detect_with_pre_cond.2580574853 Jul 07 05:54:13 PM PDT 24 Jul 07 05:57:38 PM PDT 24 105886765172 ps
T118 /workspace/coverage/default/15.sysrst_ctrl_stress_all_with_rand_reset.213092195 Jul 07 05:52:50 PM PDT 24 Jul 07 05:53:49 PM PDT 24 24572766053 ps
T443 /workspace/coverage/default/19.sysrst_ctrl_in_out_inverted.576752227 Jul 07 05:52:56 PM PDT 24 Jul 07 05:53:01 PM PDT 24 2451046021 ps
T197 /workspace/coverage/default/7.sysrst_ctrl_edge_detect.1417786010 Jul 07 05:52:34 PM PDT 24 Jul 07 05:52:46 PM PDT 24 5412649022 ps
T444 /workspace/coverage/default/47.sysrst_ctrl_in_out_inverted.2523942175 Jul 07 05:54:17 PM PDT 24 Jul 07 05:54:20 PM PDT 24 2488118515 ps
T445 /workspace/coverage/default/10.sysrst_ctrl_pin_access_test.2476475160 Jul 07 05:52:36 PM PDT 24 Jul 07 05:52:39 PM PDT 24 2042496496 ps
T446 /workspace/coverage/default/13.sysrst_ctrl_smoke.569390402 Jul 07 05:52:41 PM PDT 24 Jul 07 05:52:43 PM PDT 24 2125714636 ps
T447 /workspace/coverage/default/25.sysrst_ctrl_pin_override_test.68864589 Jul 07 05:53:22 PM PDT 24 Jul 07 05:53:23 PM PDT 24 2694103922 ps
T448 /workspace/coverage/default/20.sysrst_ctrl_in_out_inverted.1145866465 Jul 07 05:53:01 PM PDT 24 Jul 07 05:53:08 PM PDT 24 2457022778 ps
T449 /workspace/coverage/default/20.sysrst_ctrl_edge_detect.2583838897 Jul 07 05:53:04 PM PDT 24 Jul 07 05:53:17 PM PDT 24 4640348130 ps
T113 /workspace/coverage/default/8.sysrst_ctrl_stress_all_with_rand_reset.2687691362 Jul 07 05:52:31 PM PDT 24 Jul 07 05:57:13 PM PDT 24 158546594206 ps
T176 /workspace/coverage/default/64.sysrst_ctrl_combo_detect_with_pre_cond.2625571969 Jul 07 05:54:28 PM PDT 24 Jul 07 05:56:04 PM PDT 24 159077206395 ps
T177 /workspace/coverage/default/10.sysrst_ctrl_smoke.4286731118 Jul 07 05:52:30 PM PDT 24 Jul 07 05:52:31 PM PDT 24 2168514848 ps
T178 /workspace/coverage/default/16.sysrst_ctrl_combo_detect.100065935 Jul 07 05:52:43 PM PDT 24 Jul 07 05:53:05 PM PDT 24 71803722090 ps
T179 /workspace/coverage/default/1.sysrst_ctrl_alert_test.817727595 Jul 07 05:52:12 PM PDT 24 Jul 07 05:52:15 PM PDT 24 2027967998 ps
T180 /workspace/coverage/default/29.sysrst_ctrl_flash_wr_prot_out.1840877 Jul 07 05:53:29 PM PDT 24 Jul 07 05:53:32 PM PDT 24 2630822086 ps
T181 /workspace/coverage/default/3.sysrst_ctrl_smoke.2438262829 Jul 07 05:52:19 PM PDT 24 Jul 07 05:52:24 PM PDT 24 2118284850 ps
T182 /workspace/coverage/default/35.sysrst_ctrl_auto_blk_key_output.998680254 Jul 07 05:53:44 PM PDT 24 Jul 07 06:06:54 PM PDT 24 303895672176 ps
T183 /workspace/coverage/default/43.sysrst_ctrl_ec_pwr_on_rst.2895065632 Jul 07 05:54:09 PM PDT 24 Jul 07 05:54:11 PM PDT 24 2717105645 ps
T184 /workspace/coverage/default/42.sysrst_ctrl_in_out_inverted.2338378783 Jul 07 05:54:03 PM PDT 24 Jul 07 05:54:06 PM PDT 24 2477638097 ps
T114 /workspace/coverage/default/39.sysrst_ctrl_stress_all_with_rand_reset.3093453887 Jul 07 05:53:54 PM PDT 24 Jul 07 05:54:43 PM PDT 24 405730627708 ps
T149 /workspace/coverage/default/13.sysrst_ctrl_auto_blk_key_output.2850892505 Jul 07 05:52:38 PM PDT 24 Jul 07 05:52:45 PM PDT 24 3470285784 ps
T150 /workspace/coverage/default/18.sysrst_ctrl_alert_test.365432170 Jul 07 05:52:57 PM PDT 24 Jul 07 05:53:03 PM PDT 24 2011055557 ps
T151 /workspace/coverage/default/98.sysrst_ctrl_combo_detect_with_pre_cond.634219504 Jul 07 05:54:35 PM PDT 24 Jul 07 05:57:47 PM PDT 24 139645750245 ps
T86 /workspace/coverage/default/18.sysrst_ctrl_stress_all_with_rand_reset.1820096191 Jul 07 05:52:56 PM PDT 24 Jul 07 05:55:02 PM PDT 24 476174272720 ps
T152 /workspace/coverage/default/19.sysrst_ctrl_flash_wr_prot_out.629074219 Jul 07 05:52:53 PM PDT 24 Jul 07 05:52:55 PM PDT 24 2632383518 ps
T153 /workspace/coverage/default/39.sysrst_ctrl_alert_test.3793571971 Jul 07 05:53:57 PM PDT 24 Jul 07 05:54:00 PM PDT 24 2015194322 ps
T154 /workspace/coverage/default/7.sysrst_ctrl_pin_override_test.1326943410 Jul 07 05:52:27 PM PDT 24 Jul 07 05:52:29 PM PDT 24 2523187712 ps
T115 /workspace/coverage/default/15.sysrst_ctrl_ultra_low_pwr.1352247125 Jul 07 05:52:50 PM PDT 24 Jul 07 05:52:54 PM PDT 24 7982608951 ps
T155 /workspace/coverage/default/44.sysrst_ctrl_flash_wr_prot_out.399921926 Jul 07 05:54:11 PM PDT 24 Jul 07 05:54:17 PM PDT 24 2613463990 ps
T450 /workspace/coverage/default/0.sysrst_ctrl_stress_all.1186232049 Jul 07 05:52:11 PM PDT 24 Jul 07 05:52:31 PM PDT 24 11464765780 ps
T451 /workspace/coverage/default/42.sysrst_ctrl_alert_test.2376196043 Jul 07 05:54:02 PM PDT 24 Jul 07 05:54:06 PM PDT 24 2013389930 ps
T452 /workspace/coverage/default/16.sysrst_ctrl_auto_blk_key_output.568064523 Jul 07 05:52:50 PM PDT 24 Jul 07 05:53:00 PM PDT 24 3652165455 ps
T453 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst.3367635172 Jul 07 05:52:08 PM PDT 24 Jul 07 05:52:15 PM PDT 24 2256715874 ps
T454 /workspace/coverage/default/16.sysrst_ctrl_ec_pwr_on_rst.4106300149 Jul 07 05:52:49 PM PDT 24 Jul 07 05:52:55 PM PDT 24 2843801765 ps
T455 /workspace/coverage/default/13.sysrst_ctrl_combo_detect.2515080386 Jul 07 05:52:43 PM PDT 24 Jul 07 05:56:29 PM PDT 24 170033472971 ps
T456 /workspace/coverage/default/3.sysrst_ctrl_stress_all.1669765389 Jul 07 05:52:16 PM PDT 24 Jul 07 05:54:51 PM PDT 24 244975520167 ps
T261 /workspace/coverage/default/38.sysrst_ctrl_stress_all_with_rand_reset.1621693693 Jul 07 05:53:52 PM PDT 24 Jul 07 05:54:45 PM PDT 24 21810133199 ps
T76 /workspace/coverage/default/0.sysrst_ctrl_stress_all_with_rand_reset.2421585264 Jul 07 05:52:09 PM PDT 24 Jul 07 05:52:57 PM PDT 24 59430298289 ps
T457 /workspace/coverage/default/36.sysrst_ctrl_in_out_inverted.3431742398 Jul 07 05:53:43 PM PDT 24 Jul 07 05:53:47 PM PDT 24 2477729012 ps
T458 /workspace/coverage/default/37.sysrst_ctrl_pin_access_test.269469731 Jul 07 05:53:50 PM PDT 24 Jul 07 05:53:51 PM PDT 24 2082065899 ps
T459 /workspace/coverage/default/25.sysrst_ctrl_alert_test.89759248 Jul 07 05:53:15 PM PDT 24 Jul 07 05:53:22 PM PDT 24 2014245535 ps
T460 /workspace/coverage/default/8.sysrst_ctrl_flash_wr_prot_out.1269123672 Jul 07 05:52:31 PM PDT 24 Jul 07 05:52:38 PM PDT 24 2610883898 ps
T87 /workspace/coverage/default/30.sysrst_ctrl_combo_detect.3090405232 Jul 07 05:53:27 PM PDT 24 Jul 07 05:56:53 PM PDT 24 77058966671 ps
T461 /workspace/coverage/default/43.sysrst_ctrl_flash_wr_prot_out.1036114504 Jul 07 05:54:08 PM PDT 24 Jul 07 05:54:11 PM PDT 24 2626215659 ps
T341 /workspace/coverage/default/34.sysrst_ctrl_combo_detect_with_pre_cond.3188322318 Jul 07 05:53:42 PM PDT 24 Jul 07 05:54:27 PM PDT 24 68326273535 ps
T173 /workspace/coverage/default/24.sysrst_ctrl_edge_detect.1435146379 Jul 07 05:53:12 PM PDT 24 Jul 07 05:53:19 PM PDT 24 2661900601 ps
T462 /workspace/coverage/default/39.sysrst_ctrl_ec_pwr_on_rst.2070729342 Jul 07 05:53:55 PM PDT 24 Jul 07 05:53:58 PM PDT 24 3334163823 ps
T463 /workspace/coverage/default/48.sysrst_ctrl_smoke.2880192550 Jul 07 05:54:16 PM PDT 24 Jul 07 05:54:20 PM PDT 24 2121802686 ps
T464 /workspace/coverage/default/20.sysrst_ctrl_pin_override_test.3118089141 Jul 07 05:53:00 PM PDT 24 Jul 07 05:53:02 PM PDT 24 2529425525 ps
T465 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.457624373 Jul 07 05:53:17 PM PDT 24 Jul 07 05:53:22 PM PDT 24 2514543367 ps
T466 /workspace/coverage/default/27.sysrst_ctrl_ec_pwr_on_rst.3437769021 Jul 07 05:53:19 PM PDT 24 Jul 07 05:53:22 PM PDT 24 3967965354 ps
T467 /workspace/coverage/default/44.sysrst_ctrl_in_out_inverted.3409879788 Jul 07 05:54:06 PM PDT 24 Jul 07 05:54:08 PM PDT 24 2553293047 ps
T468 /workspace/coverage/default/18.sysrst_ctrl_ec_pwr_on_rst.4233911818 Jul 07 05:52:55 PM PDT 24 Jul 07 05:52:59 PM PDT 24 4420709918 ps
T469 /workspace/coverage/default/39.sysrst_ctrl_smoke.893426601 Jul 07 05:53:52 PM PDT 24 Jul 07 05:53:58 PM PDT 24 2111212337 ps
T470 /workspace/coverage/default/38.sysrst_ctrl_pin_access_test.4223037131 Jul 07 05:53:54 PM PDT 24 Jul 07 05:53:55 PM PDT 24 2063640871 ps
T237 /workspace/coverage/default/2.sysrst_ctrl_combo_detect.2664884569 Jul 07 05:52:10 PM PDT 24 Jul 07 05:53:09 PM PDT 24 49587375235 ps
T471 /workspace/coverage/default/14.sysrst_ctrl_ec_pwr_on_rst.492239431 Jul 07 05:52:41 PM PDT 24 Jul 07 05:52:43 PM PDT 24 4831759172 ps
T472 /workspace/coverage/default/0.sysrst_ctrl_pin_access_test.3510650264 Jul 07 05:52:04 PM PDT 24 Jul 07 05:52:06 PM PDT 24 2212242670 ps
T473 /workspace/coverage/default/3.sysrst_ctrl_edge_detect.2878988663 Jul 07 05:52:16 PM PDT 24 Jul 07 05:52:24 PM PDT 24 3256124610 ps
T474 /workspace/coverage/default/7.sysrst_ctrl_ec_pwr_on_rst.3456470652 Jul 07 05:52:34 PM PDT 24 Jul 07 05:52:38 PM PDT 24 2434392672 ps
T475 /workspace/coverage/default/12.sysrst_ctrl_ec_pwr_on_rst.724402746 Jul 07 05:52:38 PM PDT 24 Jul 07 05:52:42 PM PDT 24 3433554077 ps
T476 /workspace/coverage/default/5.sysrst_ctrl_alert_test.4292018852 Jul 07 05:52:36 PM PDT 24 Jul 07 05:52:38 PM PDT 24 2035002253 ps
T477 /workspace/coverage/default/29.sysrst_ctrl_smoke.2150590696 Jul 07 05:53:21 PM PDT 24 Jul 07 05:53:23 PM PDT 24 2126122838 ps
T478 /workspace/coverage/default/2.sysrst_ctrl_smoke.217742299 Jul 07 05:52:08 PM PDT 24 Jul 07 05:52:10 PM PDT 24 2170242961 ps
T479 /workspace/coverage/default/30.sysrst_ctrl_pin_access_test.3091543132 Jul 07 05:53:26 PM PDT 24 Jul 07 05:53:28 PM PDT 24 2172045805 ps
T480 /workspace/coverage/default/20.sysrst_ctrl_auto_blk_key_output.349220725 Jul 07 05:52:59 PM PDT 24 Jul 07 05:53:02 PM PDT 24 3678810991 ps
T481 /workspace/coverage/default/36.sysrst_ctrl_flash_wr_prot_out.1446987557 Jul 07 05:53:50 PM PDT 24 Jul 07 05:53:53 PM PDT 24 2620845149 ps
T482 /workspace/coverage/default/1.sysrst_ctrl_ec_pwr_on_rst.1717693057 Jul 07 05:52:10 PM PDT 24 Jul 07 05:52:12 PM PDT 24 2673578397 ps
T259 /workspace/coverage/default/1.sysrst_ctrl_sec_cm.3296902995 Jul 07 05:52:09 PM PDT 24 Jul 07 05:52:26 PM PDT 24 22057527027 ps
T483 /workspace/coverage/default/27.sysrst_ctrl_smoke.1266351269 Jul 07 05:53:17 PM PDT 24 Jul 07 05:53:24 PM PDT 24 2110093620 ps
T484 /workspace/coverage/default/28.sysrst_ctrl_ec_pwr_on_rst.2029763890 Jul 07 05:53:25 PM PDT 24 Jul 07 05:53:39 PM PDT 24 4854996782 ps
T186 /workspace/coverage/default/6.sysrst_ctrl_edge_detect.1193216902 Jul 07 05:52:31 PM PDT 24 Jul 07 05:52:41 PM PDT 24 3433374520 ps
T320 /workspace/coverage/default/45.sysrst_ctrl_combo_detect.1531728184 Jul 07 05:54:12 PM PDT 24 Jul 07 05:55:57 PM PDT 24 190855589071 ps
T485 /workspace/coverage/default/0.sysrst_ctrl_pin_override_test.778746230 Jul 07 05:52:06 PM PDT 24 Jul 07 05:52:11 PM PDT 24 2519351330 ps
T486 /workspace/coverage/default/12.sysrst_ctrl_flash_wr_prot_out.589196099 Jul 07 05:52:40 PM PDT 24 Jul 07 05:52:44 PM PDT 24 2616434523 ps
T487 /workspace/coverage/default/14.sysrst_ctrl_smoke.263070557 Jul 07 05:52:42 PM PDT 24 Jul 07 05:52:46 PM PDT 24 2119869849 ps
T488 /workspace/coverage/default/18.sysrst_ctrl_flash_wr_prot_out.1403245902 Jul 07 05:52:51 PM PDT 24 Jul 07 05:52:54 PM PDT 24 2626919034 ps
T88 /workspace/coverage/default/41.sysrst_ctrl_stress_all.4224652925 Jul 07 05:54:03 PM PDT 24 Jul 07 05:56:52 PM PDT 24 233208124598 ps
T489 /workspace/coverage/default/13.sysrst_ctrl_flash_wr_prot_out.494417885 Jul 07 05:52:42 PM PDT 24 Jul 07 05:52:50 PM PDT 24 2610583569 ps
T490 /workspace/coverage/default/30.sysrst_ctrl_flash_wr_prot_out.3737589960 Jul 07 05:53:24 PM PDT 24 Jul 07 05:53:26 PM PDT 24 2625388953 ps
T491 /workspace/coverage/default/15.sysrst_ctrl_ec_pwr_on_rst.832229539 Jul 07 05:52:43 PM PDT 24 Jul 07 05:52:48 PM PDT 24 3980466413 ps
T492 /workspace/coverage/default/34.sysrst_ctrl_pin_override_test.521176443 Jul 07 05:53:39 PM PDT 24 Jul 07 05:53:43 PM PDT 24 2518874516 ps
T493 /workspace/coverage/default/21.sysrst_ctrl_ec_pwr_on_rst.1614020888 Jul 07 05:53:03 PM PDT 24 Jul 07 05:53:06 PM PDT 24 3122448831 ps
T494 /workspace/coverage/default/12.sysrst_ctrl_ultra_low_pwr.367939743 Jul 07 05:52:48 PM PDT 24 Jul 07 05:52:55 PM PDT 24 5503679841 ps
T495 /workspace/coverage/default/19.sysrst_ctrl_pin_override_test.3417445952 Jul 07 05:52:54 PM PDT 24 Jul 07 05:52:56 PM PDT 24 2537580756 ps
T89 /workspace/coverage/default/48.sysrst_ctrl_combo_detect.958015029 Jul 07 05:54:22 PM PDT 24 Jul 07 05:58:17 PM PDT 24 176331228932 ps
T137 /workspace/coverage/default/10.sysrst_ctrl_edge_detect.164322410 Jul 07 05:52:35 PM PDT 24 Jul 07 05:52:38 PM PDT 24 4723827582 ps
T496 /workspace/coverage/default/33.sysrst_ctrl_combo_detect_with_pre_cond.142423049 Jul 07 05:53:39 PM PDT 24 Jul 07 05:53:54 PM PDT 24 41834457191 ps
T497 /workspace/coverage/default/7.sysrst_ctrl_smoke.1898929191 Jul 07 05:52:32 PM PDT 24 Jul 07 05:52:38 PM PDT 24 2112054669 ps
T498 /workspace/coverage/default/47.sysrst_ctrl_ultra_low_pwr.3760246339 Jul 07 05:54:17 PM PDT 24 Jul 07 05:54:19 PM PDT 24 3512425838 ps
T499 /workspace/coverage/default/11.sysrst_ctrl_ultra_low_pwr.258837877 Jul 07 05:52:35 PM PDT 24 Jul 07 05:52:41 PM PDT 24 3513888430 ps
T343 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_with_pre_cond.2514517214 Jul 07 05:52:36 PM PDT 24 Jul 07 05:55:50 PM PDT 24 72161289637 ps
T500 /workspace/coverage/default/37.sysrst_ctrl_pin_override_test.815747152 Jul 07 05:53:45 PM PDT 24 Jul 07 05:53:47 PM PDT 24 2526799614 ps
T501 /workspace/coverage/default/45.sysrst_ctrl_auto_blk_key_output.456689923 Jul 07 05:54:14 PM PDT 24 Jul 07 05:54:18 PM PDT 24 3767051571 ps
T337 /workspace/coverage/default/97.sysrst_ctrl_combo_detect_with_pre_cond.2026953411 Jul 07 05:54:39 PM PDT 24 Jul 07 05:58:30 PM PDT 24 86075415599 ps
T502 /workspace/coverage/default/36.sysrst_ctrl_ultra_low_pwr.915484967 Jul 07 05:53:48 PM PDT 24 Jul 07 05:53:55 PM PDT 24 4513937348 ps
T283 /workspace/coverage/default/9.sysrst_ctrl_stress_all.2922281509 Jul 07 05:52:32 PM PDT 24 Jul 07 06:00:44 PM PDT 24 185136392797 ps
T503 /workspace/coverage/default/2.sysrst_ctrl_auto_blk_key_output.2799956166 Jul 07 05:52:10 PM PDT 24 Jul 07 05:52:13 PM PDT 24 3125978704 ps
T279 /workspace/coverage/default/41.sysrst_ctrl_stress_all_with_rand_reset.2171162921 Jul 07 05:54:00 PM PDT 24 Jul 07 05:55:06 PM PDT 24 53457086762 ps
T504 /workspace/coverage/default/24.sysrst_ctrl_in_out_inverted.2567635766 Jul 07 05:53:22 PM PDT 24 Jul 07 05:53:24 PM PDT 24 2504606996 ps
T505 /workspace/coverage/default/40.sysrst_ctrl_pin_access_test.990227868 Jul 07 05:53:55 PM PDT 24 Jul 07 05:54:02 PM PDT 24 2206045663 ps
T221 /workspace/coverage/default/2.sysrst_ctrl_edge_detect.2939283343 Jul 07 05:52:15 PM PDT 24 Jul 07 05:52:18 PM PDT 24 2357348661 ps
T506 /workspace/coverage/default/38.sysrst_ctrl_stress_all.646277117 Jul 07 05:53:48 PM PDT 24 Jul 07 05:54:07 PM PDT 24 7211511012 ps
T507 /workspace/coverage/default/42.sysrst_ctrl_flash_wr_prot_out.2736692943 Jul 07 05:54:01 PM PDT 24 Jul 07 05:54:06 PM PDT 24 2618172921 ps
T508 /workspace/coverage/default/11.sysrst_ctrl_auto_blk_key_output.2826624892 Jul 07 05:52:36 PM PDT 24 Jul 07 05:52:46 PM PDT 24 3334210546 ps
T509 /workspace/coverage/default/7.sysrst_ctrl_alert_test.1984561590 Jul 07 05:52:32 PM PDT 24 Jul 07 05:52:38 PM PDT 24 2014006936 ps
T342 /workspace/coverage/default/23.sysrst_ctrl_combo_detect_with_pre_cond.1172297693 Jul 07 05:53:09 PM PDT 24 Jul 07 05:55:06 PM PDT 24 102086429671 ps
T510 /workspace/coverage/default/15.sysrst_ctrl_pin_access_test.3048762431 Jul 07 05:52:49 PM PDT 24 Jul 07 05:52:55 PM PDT 24 2061769766 ps
T511 /workspace/coverage/default/14.sysrst_ctrl_flash_wr_prot_out.3148747462 Jul 07 05:52:41 PM PDT 24 Jul 07 05:52:49 PM PDT 24 2611324312 ps
T512 /workspace/coverage/default/13.sysrst_ctrl_pin_access_test.18711999 Jul 07 05:52:45 PM PDT 24 Jul 07 05:52:47 PM PDT 24 2042339398 ps
T134 /workspace/coverage/default/36.sysrst_ctrl_stress_all_with_rand_reset.3951737228 Jul 07 05:53:49 PM PDT 24 Jul 07 05:58:00 PM PDT 24 93785664018 ps
T328 /workspace/coverage/default/32.sysrst_ctrl_combo_detect.1002772773 Jul 07 05:53:34 PM PDT 24 Jul 07 05:54:46 PM PDT 24 116006121688 ps
T513 /workspace/coverage/default/30.sysrst_ctrl_smoke.2953817333 Jul 07 05:53:25 PM PDT 24 Jul 07 05:53:32 PM PDT 24 2110477580 ps
T367 /workspace/coverage/default/46.sysrst_ctrl_stress_all_with_rand_reset.3335658496 Jul 07 05:54:12 PM PDT 24 Jul 07 05:55:17 PM PDT 24 29963390126 ps
T514 /workspace/coverage/default/10.sysrst_ctrl_alert_test.1306524292 Jul 07 05:52:33 PM PDT 24 Jul 07 05:52:36 PM PDT 24 2033958717 ps
T280 /workspace/coverage/default/12.sysrst_ctrl_stress_all_with_rand_reset.4192803616 Jul 07 05:52:43 PM PDT 24 Jul 07 05:53:18 PM PDT 24 15237193288 ps
T515 /workspace/coverage/default/49.sysrst_ctrl_ec_pwr_on_rst.3839635658 Jul 07 05:54:21 PM PDT 24 Jul 07 05:54:24 PM PDT 24 4394532410 ps
T516 /workspace/coverage/default/1.sysrst_ctrl_smoke.3181990949 Jul 07 05:52:09 PM PDT 24 Jul 07 05:52:15 PM PDT 24 2110163231 ps
T517 /workspace/coverage/default/49.sysrst_ctrl_ultra_low_pwr.1438529391 Jul 07 05:54:24 PM PDT 24 Jul 07 05:54:26 PM PDT 24 3544084146 ps
T518 /workspace/coverage/default/46.sysrst_ctrl_ultra_low_pwr.465495825 Jul 07 05:54:20 PM PDT 24 Jul 07 05:54:30 PM PDT 24 10993943047 ps
T329 /workspace/coverage/default/12.sysrst_ctrl_combo_detect.740763405 Jul 07 05:52:44 PM PDT 24 Jul 07 05:58:22 PM PDT 24 135963393353 ps
T519 /workspace/coverage/default/17.sysrst_ctrl_flash_wr_prot_out.2367033796 Jul 07 05:52:49 PM PDT 24 Jul 07 05:52:51 PM PDT 24 2639849204 ps
T520 /workspace/coverage/default/31.sysrst_ctrl_pin_access_test.3389629942 Jul 07 05:53:37 PM PDT 24 Jul 07 05:53:44 PM PDT 24 2232657571 ps
T344 /workspace/coverage/default/30.sysrst_ctrl_combo_detect_with_pre_cond.1703963850 Jul 07 05:53:37 PM PDT 24 Jul 07 05:54:25 PM PDT 24 77011104076 ps
T350 /workspace/coverage/default/84.sysrst_ctrl_combo_detect_with_pre_cond.800104408 Jul 07 05:54:35 PM PDT 24 Jul 07 05:55:51 PM PDT 24 101636321013 ps
T521 /workspace/coverage/default/24.sysrst_ctrl_ec_pwr_on_rst.1302774435 Jul 07 05:53:11 PM PDT 24 Jul 07 05:53:17 PM PDT 24 3509608810 ps
T522 /workspace/coverage/default/18.sysrst_ctrl_in_out_inverted.2133607904 Jul 07 05:52:54 PM PDT 24 Jul 07 05:52:57 PM PDT 24 2489182783 ps
T523 /workspace/coverage/default/36.sysrst_ctrl_ec_pwr_on_rst.923116726 Jul 07 05:53:49 PM PDT 24 Jul 07 05:53:54 PM PDT 24 3250532854 ps
T524 /workspace/coverage/default/21.sysrst_ctrl_stress_all_with_rand_reset.2212941160 Jul 07 05:53:03 PM PDT 24 Jul 07 05:56:46 PM PDT 24 85238052869 ps
T525 /workspace/coverage/default/48.sysrst_ctrl_pin_override_test.3174795279 Jul 07 05:54:20 PM PDT 24 Jul 07 05:54:23 PM PDT 24 2520402235 ps
T526 /workspace/coverage/default/69.sysrst_ctrl_combo_detect_with_pre_cond.2956463417 Jul 07 05:54:32 PM PDT 24 Jul 07 05:55:33 PM PDT 24 23079914270 ps
T527 /workspace/coverage/default/14.sysrst_ctrl_pin_access_test.868982324 Jul 07 05:52:43 PM PDT 24 Jul 07 05:52:47 PM PDT 24 2155820076 ps
T528 /workspace/coverage/default/43.sysrst_ctrl_pin_access_test.1138216613 Jul 07 05:54:03 PM PDT 24 Jul 07 05:54:06 PM PDT 24 2047356156 ps
T529 /workspace/coverage/default/48.sysrst_ctrl_in_out_inverted.2396591086 Jul 07 05:54:19 PM PDT 24 Jul 07 05:54:22 PM PDT 24 2457628204 ps
T530 /workspace/coverage/default/12.sysrst_ctrl_alert_test.4025413228 Jul 07 05:52:48 PM PDT 24 Jul 07 05:52:55 PM PDT 24 2014479207 ps
T231 /workspace/coverage/default/42.sysrst_ctrl_edge_detect.1988746553 Jul 07 05:54:01 PM PDT 24 Jul 07 05:54:07 PM PDT 24 4011030748 ps
T531 /workspace/coverage/default/22.sysrst_ctrl_in_out_inverted.2472341468 Jul 07 05:53:08 PM PDT 24 Jul 07 05:53:16 PM PDT 24 2472642306 ps
T532 /workspace/coverage/default/45.sysrst_ctrl_ultra_low_pwr.1353198543 Jul 07 05:54:13 PM PDT 24 Jul 07 05:54:16 PM PDT 24 7734214945 ps
T533 /workspace/coverage/default/15.sysrst_ctrl_in_out_inverted.1187894538 Jul 07 05:52:48 PM PDT 24 Jul 07 05:52:53 PM PDT 24 2476656407 ps
T333 /workspace/coverage/default/55.sysrst_ctrl_combo_detect_with_pre_cond.1223434233 Jul 07 05:54:32 PM PDT 24 Jul 07 05:58:52 PM PDT 24 97765735791 ps
T110 /workspace/coverage/default/0.sysrst_ctrl_ultra_low_pwr.4087252283 Jul 07 05:52:10 PM PDT 24 Jul 07 05:52:19 PM PDT 24 9246805956 ps
T534 /workspace/coverage/default/41.sysrst_ctrl_pin_access_test.2741614979 Jul 07 05:54:01 PM PDT 24 Jul 07 05:54:05 PM PDT 24 2081505647 ps
T535 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst.827733606 Jul 07 05:52:14 PM PDT 24 Jul 07 05:52:17 PM PDT 24 2407159945 ps
T217 /workspace/coverage/default/21.sysrst_ctrl_edge_detect.2817202677 Jul 07 05:53:02 PM PDT 24 Jul 07 05:53:05 PM PDT 24 2790898202 ps
T536 /workspace/coverage/default/34.sysrst_ctrl_ec_pwr_on_rst.1675251356 Jul 07 05:53:43 PM PDT 24 Jul 07 05:53:45 PM PDT 24 2586641196 ps
T537 /workspace/coverage/default/46.sysrst_ctrl_auto_blk_key_output.2121457907 Jul 07 05:54:16 PM PDT 24 Jul 07 05:54:26 PM PDT 24 3618639413 ps
T232 /workspace/coverage/default/46.sysrst_ctrl_combo_detect_with_pre_cond.164608708 Jul 07 05:54:16 PM PDT 24 Jul 07 05:55:08 PM PDT 24 76284547062 ps
T538 /workspace/coverage/default/4.sysrst_ctrl_auto_blk_key_output.1627881097 Jul 07 05:52:26 PM PDT 24 Jul 07 05:52:29 PM PDT 24 4089391560 ps
T188 /workspace/coverage/default/4.sysrst_ctrl_edge_detect.680354305 Jul 07 05:52:19 PM PDT 24 Jul 07 05:52:21 PM PDT 24 4656553337 ps
T175 /workspace/coverage/default/0.sysrst_ctrl_edge_detect.2608633247 Jul 07 05:52:09 PM PDT 24 Jul 07 05:52:12 PM PDT 24 3815752094 ps
T539 /workspace/coverage/default/3.sysrst_ctrl_pin_access_test.2867376201 Jul 07 05:52:15 PM PDT 24 Jul 07 05:52:17 PM PDT 24 2169226386 ps
T540 /workspace/coverage/default/72.sysrst_ctrl_combo_detect_with_pre_cond.1879466405 Jul 07 05:54:26 PM PDT 24 Jul 07 05:55:25 PM PDT 24 78095024936 ps
T541 /workspace/coverage/default/9.sysrst_ctrl_auto_blk_key_output.2029312891 Jul 07 05:52:35 PM PDT 24 Jul 07 05:52:38 PM PDT 24 3361158005 ps
T542 /workspace/coverage/default/28.sysrst_ctrl_flash_wr_prot_out.2533099513 Jul 07 05:53:30 PM PDT 24 Jul 07 05:53:35 PM PDT 24 2615273464 ps
T543 /workspace/coverage/default/32.sysrst_ctrl_stress_all_with_rand_reset.1020025692 Jul 07 05:53:34 PM PDT 24 Jul 07 05:55:04 PM PDT 24 33129324801 ps
T544 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.2399942818 Jul 07 05:52:15 PM PDT 24 Jul 07 05:52:23 PM PDT 24 2611004333 ps
T545 /workspace/coverage/default/23.sysrst_ctrl_alert_test.3456639328 Jul 07 05:53:09 PM PDT 24 Jul 07 05:53:12 PM PDT 24 2020866410 ps
T546 /workspace/coverage/default/22.sysrst_ctrl_pin_access_test.652180848 Jul 07 05:53:08 PM PDT 24 Jul 07 05:53:14 PM PDT 24 2075782295 ps
T90 /workspace/coverage/default/33.sysrst_ctrl_combo_detect.831006138 Jul 07 05:53:39 PM PDT 24 Jul 07 05:53:55 PM PDT 24 24923060831 ps
T547 /workspace/coverage/default/21.sysrst_ctrl_combo_detect_with_pre_cond.2427762316 Jul 07 05:53:06 PM PDT 24 Jul 07 05:53:58 PM PDT 24 106907916111 ps
T548 /workspace/coverage/default/21.sysrst_ctrl_alert_test.3286152049 Jul 07 05:53:03 PM PDT 24 Jul 07 05:53:04 PM PDT 24 2056749387 ps
T549 /workspace/coverage/default/25.sysrst_ctrl_ec_pwr_on_rst.783007199 Jul 07 05:53:17 PM PDT 24 Jul 07 05:53:29 PM PDT 24 3934753046 ps
T550 /workspace/coverage/default/10.sysrst_ctrl_stress_all.2667666457 Jul 07 05:52:34 PM PDT 24 Jul 07 05:52:48 PM PDT 24 9710641528 ps
T551 /workspace/coverage/default/47.sysrst_ctrl_flash_wr_prot_out.2690154764 Jul 07 05:54:15 PM PDT 24 Jul 07 05:54:19 PM PDT 24 2619698107 ps
T552 /workspace/coverage/default/15.sysrst_ctrl_flash_wr_prot_out.2154543527 Jul 07 05:52:50 PM PDT 24 Jul 07 05:52:56 PM PDT 24 2614035449 ps
T174 /workspace/coverage/default/33.sysrst_ctrl_edge_detect.2103632014 Jul 07 05:53:34 PM PDT 24 Jul 07 05:53:38 PM PDT 24 2499042011 ps
T553 /workspace/coverage/default/11.sysrst_ctrl_pin_access_test.361874183 Jul 07 05:52:35 PM PDT 24 Jul 07 05:52:42 PM PDT 24 2150186168 ps
T554 /workspace/coverage/default/74.sysrst_ctrl_combo_detect_with_pre_cond.1973070740 Jul 07 05:54:31 PM PDT 24 Jul 07 05:54:52 PM PDT 24 79386180227 ps
T555 /workspace/coverage/default/28.sysrst_ctrl_combo_detect_with_pre_cond.3574825269 Jul 07 05:53:21 PM PDT 24 Jul 07 05:53:55 PM PDT 24 25339558457 ps
T556 /workspace/coverage/default/4.sysrst_ctrl_in_out_inverted.3480097742 Jul 07 05:52:20 PM PDT 24 Jul 07 05:52:22 PM PDT 24 2493471179 ps
T557 /workspace/coverage/default/21.sysrst_ctrl_flash_wr_prot_out.4165358303 Jul 07 05:53:03 PM PDT 24 Jul 07 05:53:05 PM PDT 24 2677385590 ps
T558 /workspace/coverage/default/4.sysrst_ctrl_ec_pwr_on_rst.3410442963 Jul 07 05:52:18 PM PDT 24 Jul 07 05:52:31 PM PDT 24 4433988726 ps
T297 /workspace/coverage/default/22.sysrst_ctrl_stress_all_with_rand_reset.2877863736 Jul 07 05:53:08 PM PDT 24 Jul 07 05:55:01 PM PDT 24 41409687797 ps
T559 /workspace/coverage/default/25.sysrst_ctrl_combo_detect_with_pre_cond.2216710341 Jul 07 05:53:14 PM PDT 24 Jul 07 05:53:31 PM PDT 24 22849196275 ps
T560 /workspace/coverage/default/5.sysrst_ctrl_combo_detect_with_pre_cond.1970252801 Jul 07 05:52:25 PM PDT 24 Jul 07 05:53:29 PM PDT 24 101179175821 ps
T561 /workspace/coverage/default/36.sysrst_ctrl_pin_access_test.2168988523 Jul 07 05:53:44 PM PDT 24 Jul 07 05:53:48 PM PDT 24 2127749037 ps
T91 /workspace/coverage/default/24.sysrst_ctrl_combo_detect.1195817352 Jul 07 05:53:12 PM PDT 24 Jul 07 05:58:51 PM PDT 24 190511583744 ps
T562 /workspace/coverage/default/54.sysrst_ctrl_combo_detect_with_pre_cond.542421762 Jul 07 05:54:32 PM PDT 24 Jul 07 05:54:52 PM PDT 24 29356713983 ps
T563 /workspace/coverage/default/37.sysrst_ctrl_ultra_low_pwr.819153723 Jul 07 05:53:57 PM PDT 24 Jul 07 05:53:59 PM PDT 24 12981357246 ps
T564 /workspace/coverage/default/5.sysrst_ctrl_pin_override_test.1665736975 Jul 07 05:52:23 PM PDT 24 Jul 07 05:52:30 PM PDT 24 2514756179 ps
T565 /workspace/coverage/default/12.sysrst_ctrl_pin_access_test.770543642 Jul 07 05:52:35 PM PDT 24 Jul 07 05:52:38 PM PDT 24 2194559845 ps
T566 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.289544504 Jul 07 05:52:08 PM PDT 24 Jul 07 05:52:12 PM PDT 24 2281985756 ps
T567 /workspace/coverage/default/37.sysrst_ctrl_combo_detect_with_pre_cond.2918557747 Jul 07 05:53:51 PM PDT 24 Jul 07 05:54:10 PM PDT 24 26610041343 ps
T568 /workspace/coverage/default/22.sysrst_ctrl_smoke.951076497 Jul 07 05:53:03 PM PDT 24 Jul 07 05:53:05 PM PDT 24 2170268591 ps
T569 /workspace/coverage/default/16.sysrst_ctrl_alert_test.1988344359 Jul 07 05:52:50 PM PDT 24 Jul 07 05:52:54 PM PDT 24 2017486652 ps
T570 /workspace/coverage/default/40.sysrst_ctrl_smoke.2554292816 Jul 07 05:53:58 PM PDT 24 Jul 07 05:54:00 PM PDT 24 2127124911 ps
T103 /workspace/coverage/default/9.sysrst_ctrl_ultra_low_pwr.377427413 Jul 07 05:52:36 PM PDT 24 Jul 07 05:52:41 PM PDT 24 61909657166 ps
T571 /workspace/coverage/default/3.sysrst_ctrl_pin_override_test.2387987814 Jul 07 05:52:15 PM PDT 24 Jul 07 05:52:23 PM PDT 24 2512760220 ps
T572 /workspace/coverage/default/24.sysrst_ctrl_smoke.1276855265 Jul 07 05:53:12 PM PDT 24 Jul 07 05:53:13 PM PDT 24 2175561729 ps
T573 /workspace/coverage/default/73.sysrst_ctrl_combo_detect_with_pre_cond.2882538706 Jul 07 05:54:27 PM PDT 24 Jul 07 05:54:45 PM PDT 24 26107695970 ps
T574 /workspace/coverage/default/11.sysrst_ctrl_stress_all.4019336515 Jul 07 05:52:37 PM PDT 24 Jul 07 05:52:56 PM PDT 24 7407243747 ps
T575 /workspace/coverage/default/32.sysrst_ctrl_auto_blk_key_output.3420149582 Jul 07 05:53:36 PM PDT 24 Jul 07 05:53:45 PM PDT 24 3379995964 ps
T576 /workspace/coverage/default/30.sysrst_ctrl_ec_pwr_on_rst.1603953810 Jul 07 05:53:28 PM PDT 24 Jul 07 05:53:31 PM PDT 24 2836431188 ps
T235 /workspace/coverage/default/85.sysrst_ctrl_combo_detect_with_pre_cond.1322761859 Jul 07 05:54:30 PM PDT 24 Jul 07 05:55:30 PM PDT 24 49746428790 ps
T577 /workspace/coverage/default/8.sysrst_ctrl_pin_override_test.620202513 Jul 07 05:52:30 PM PDT 24 Jul 07 05:52:32 PM PDT 24 2565987618 ps
T578 /workspace/coverage/default/11.sysrst_ctrl_alert_test.1174359838 Jul 07 05:52:36 PM PDT 24 Jul 07 05:52:39 PM PDT 24 2033874871 ps
T579 /workspace/coverage/default/0.sysrst_ctrl_flash_wr_prot_out.1330233401 Jul 07 05:52:08 PM PDT 24 Jul 07 05:52:16 PM PDT 24 2610582149 ps
T580 /workspace/coverage/default/45.sysrst_ctrl_stress_all.2243359165 Jul 07 05:54:14 PM PDT 24 Jul 07 05:54:21 PM PDT 24 10475649864 ps
T581 /workspace/coverage/default/40.sysrst_ctrl_stress_all.3890283942 Jul 07 05:53:56 PM PDT 24 Jul 07 05:54:05 PM PDT 24 6464895602 ps
T582 /workspace/coverage/default/18.sysrst_ctrl_pin_override_test.3504263127 Jul 07 05:52:49 PM PDT 24 Jul 07 05:52:56 PM PDT 24 2515585238 ps
T583 /workspace/coverage/default/17.sysrst_ctrl_pin_access_test.1511412923 Jul 07 05:52:50 PM PDT 24 Jul 07 05:52:52 PM PDT 24 2231243498 ps
T353 /workspace/coverage/default/60.sysrst_ctrl_combo_detect_with_pre_cond.2921787513 Jul 07 05:54:30 PM PDT 24 Jul 07 05:55:02 PM PDT 24 93187217467 ps
T584 /workspace/coverage/default/9.sysrst_ctrl_combo_detect.1248990780 Jul 07 05:52:30 PM PDT 24 Jul 07 05:55:18 PM PDT 24 134613059670 ps
T585 /workspace/coverage/default/53.sysrst_ctrl_combo_detect_with_pre_cond.2677182818 Jul 07 05:54:28 PM PDT 24 Jul 07 05:54:39 PM PDT 24 25627860117 ps
T586 /workspace/coverage/default/5.sysrst_ctrl_pin_access_test.1371825514 Jul 07 05:52:23 PM PDT 24 Jul 07 05:52:27 PM PDT 24 2045905356 ps
T587 /workspace/coverage/default/43.sysrst_ctrl_pin_override_test.3874642269 Jul 07 05:54:06 PM PDT 24 Jul 07 05:54:09 PM PDT 24 2543379873 ps
T588 /workspace/coverage/default/32.sysrst_ctrl_in_out_inverted.1120364982 Jul 07 05:53:33 PM PDT 24 Jul 07 05:53:35 PM PDT 24 2483671761 ps
T589 /workspace/coverage/default/31.sysrst_ctrl_alert_test.2932326011 Jul 07 05:53:32 PM PDT 24 Jul 07 05:53:34 PM PDT 24 2034914144 ps
T590 /workspace/coverage/default/41.sysrst_ctrl_combo_detect_with_pre_cond.2763258966 Jul 07 05:53:59 PM PDT 24 Jul 07 05:54:38 PM PDT 24 63157811360 ps
T591 /workspace/coverage/default/11.sysrst_ctrl_pin_override_test.355290091 Jul 07 05:52:35 PM PDT 24 Jul 07 05:52:40 PM PDT 24 2513933568 ps
T592 /workspace/coverage/default/13.sysrst_ctrl_pin_override_test.4023198780 Jul 07 05:52:41 PM PDT 24 Jul 07 05:52:48 PM PDT 24 2512628570 ps
T593 /workspace/coverage/default/14.sysrst_ctrl_combo_detect_with_pre_cond.3377618409 Jul 07 05:52:45 PM PDT 24 Jul 07 05:53:04 PM PDT 24 35366876340 ps
T594 /workspace/coverage/default/1.sysrst_ctrl_pin_access_test.1285021767 Jul 07 05:52:09 PM PDT 24 Jul 07 05:52:15 PM PDT 24 2068204894 ps
T595 /workspace/coverage/default/23.sysrst_ctrl_stress_all.378919501 Jul 07 05:53:14 PM PDT 24 Jul 07 05:53:26 PM PDT 24 16019304424 ps
T596 /workspace/coverage/default/7.sysrst_ctrl_ultra_low_pwr.3670349389 Jul 07 05:52:31 PM PDT 24 Jul 07 05:52:33 PM PDT 24 6822268882 ps
T92 /workspace/coverage/default/7.sysrst_ctrl_combo_detect.3162677267 Jul 07 05:52:32 PM PDT 24 Jul 07 05:55:21 PM PDT 24 122922134489 ps
T358 /workspace/coverage/default/20.sysrst_ctrl_combo_detect_with_pre_cond.3380406411 Jul 07 05:52:59 PM PDT 24 Jul 07 05:55:31 PM PDT 24 60296754769 ps
T104 /workspace/coverage/default/14.sysrst_ctrl_stress_all.2330085652 Jul 07 05:52:44 PM PDT 24 Jul 07 05:54:12 PM PDT 24 389383792321 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%