Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.01 99.46 96.48 100.00 98.72 98.93 99.81 92.68


Total test records in report: 910
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T616 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.1680649313 Jul 12 05:51:56 PM PDT 24 Jul 12 05:52:00 PM PDT 24 2486069581 ps
T390 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.205525079 Jul 12 05:53:10 PM PDT 24 Jul 12 05:59:02 PM PDT 24 132766612678 ps
T617 /workspace/coverage/default/7.sysrst_ctrl_stress_all.1082527258 Jul 12 05:52:03 PM PDT 24 Jul 12 05:52:11 PM PDT 24 9422933089 ps
T399 /workspace/coverage/default/52.sysrst_ctrl_combo_detect_with_pre_cond.2097431711 Jul 12 05:53:28 PM PDT 24 Jul 12 05:56:28 PM PDT 24 70865977482 ps
T618 /workspace/coverage/default/40.sysrst_ctrl_flash_wr_prot_out.561621920 Jul 12 05:53:16 PM PDT 24 Jul 12 05:53:20 PM PDT 24 2665269309 ps
T619 /workspace/coverage/default/42.sysrst_ctrl_in_out_inverted.974113615 Jul 12 05:53:08 PM PDT 24 Jul 12 05:53:16 PM PDT 24 2474328333 ps
T620 /workspace/coverage/default/8.sysrst_ctrl_stress_all.296784992 Jul 12 05:52:09 PM PDT 24 Jul 12 05:52:23 PM PDT 24 9108436739 ps
T621 /workspace/coverage/default/35.sysrst_ctrl_flash_wr_prot_out.1619263144 Jul 12 05:52:52 PM PDT 24 Jul 12 05:52:56 PM PDT 24 2628743295 ps
T622 /workspace/coverage/default/70.sysrst_ctrl_combo_detect_with_pre_cond.2304208987 Jul 12 05:53:41 PM PDT 24 Jul 12 05:53:51 PM PDT 24 45424530439 ps
T623 /workspace/coverage/default/22.sysrst_ctrl_pin_access_test.3668215351 Jul 12 05:52:40 PM PDT 24 Jul 12 05:52:43 PM PDT 24 2064715209 ps
T624 /workspace/coverage/default/13.sysrst_ctrl_stress_all_with_rand_reset.1245308223 Jul 12 05:52:09 PM PDT 24 Jul 12 05:53:27 PM PDT 24 28074859042 ps
T625 /workspace/coverage/default/22.sysrst_ctrl_flash_wr_prot_out.315518805 Jul 12 05:52:21 PM PDT 24 Jul 12 05:52:26 PM PDT 24 2637443997 ps
T626 /workspace/coverage/default/20.sysrst_ctrl_ec_pwr_on_rst.2780441014 Jul 12 05:52:17 PM PDT 24 Jul 12 05:52:23 PM PDT 24 3713897635 ps
T627 /workspace/coverage/default/44.sysrst_ctrl_ec_pwr_on_rst.2988182700 Jul 12 05:53:10 PM PDT 24 Jul 12 05:53:23 PM PDT 24 4037606535 ps
T120 /workspace/coverage/default/15.sysrst_ctrl_ultra_low_pwr.797913964 Jul 12 05:52:12 PM PDT 24 Jul 12 05:52:22 PM PDT 24 5790838987 ps
T628 /workspace/coverage/default/1.sysrst_ctrl_flash_wr_prot_out.2209861690 Jul 12 05:51:43 PM PDT 24 Jul 12 05:51:50 PM PDT 24 2616765039 ps
T629 /workspace/coverage/default/39.sysrst_ctrl_auto_blk_key_output.3833439544 Jul 12 05:53:03 PM PDT 24 Jul 12 05:53:30 PM PDT 24 184953207899 ps
T630 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.993060625 Jul 12 05:52:38 PM PDT 24 Jul 12 05:52:41 PM PDT 24 2534332706 ps
T631 /workspace/coverage/default/33.sysrst_ctrl_stress_all.3276843183 Jul 12 05:52:56 PM PDT 24 Jul 12 05:53:23 PM PDT 24 8649397011 ps
T632 /workspace/coverage/default/35.sysrst_ctrl_alert_test.1913299940 Jul 12 05:53:03 PM PDT 24 Jul 12 05:53:07 PM PDT 24 2048315796 ps
T335 /workspace/coverage/default/3.sysrst_ctrl_sec_cm.2710860250 Jul 12 05:52:04 PM PDT 24 Jul 12 05:52:31 PM PDT 24 42223488127 ps
T633 /workspace/coverage/default/31.sysrst_ctrl_stress_all.3573890364 Jul 12 05:52:46 PM PDT 24 Jul 12 06:01:44 PM PDT 24 207088135155 ps
T634 /workspace/coverage/default/15.sysrst_ctrl_pin_access_test.4206434520 Jul 12 05:52:24 PM PDT 24 Jul 12 05:52:27 PM PDT 24 2289471087 ps
T370 /workspace/coverage/default/20.sysrst_ctrl_combo_detect.204568669 Jul 12 05:52:21 PM PDT 24 Jul 12 05:52:33 PM PDT 24 64138175018 ps
T635 /workspace/coverage/default/9.sysrst_ctrl_pin_access_test.3023448160 Jul 12 05:52:16 PM PDT 24 Jul 12 05:52:21 PM PDT 24 2272828945 ps
T636 /workspace/coverage/default/22.sysrst_ctrl_ec_pwr_on_rst.3862130393 Jul 12 05:52:29 PM PDT 24 Jul 12 05:52:33 PM PDT 24 3625157240 ps
T637 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.1509390556 Jul 12 05:51:57 PM PDT 24 Jul 12 05:52:00 PM PDT 24 2402788681 ps
T132 /workspace/coverage/default/10.sysrst_ctrl_ultra_low_pwr.2769563854 Jul 12 05:52:16 PM PDT 24 Jul 12 05:52:25 PM PDT 24 5920482984 ps
T638 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_with_pre_cond.714366731 Jul 12 05:51:54 PM PDT 24 Jul 12 05:53:19 PM PDT 24 59905490828 ps
T639 /workspace/coverage/default/26.sysrst_ctrl_combo_detect.84213585 Jul 12 05:52:42 PM PDT 24 Jul 12 05:54:59 PM PDT 24 146896732496 ps
T136 /workspace/coverage/default/22.sysrst_ctrl_stress_all_with_rand_reset.4261149009 Jul 12 05:52:32 PM PDT 24 Jul 12 05:52:49 PM PDT 24 22016855065 ps
T640 /workspace/coverage/default/11.sysrst_ctrl_auto_blk_key_output.3605846267 Jul 12 05:52:07 PM PDT 24 Jul 12 05:52:19 PM PDT 24 3606615449 ps
T641 /workspace/coverage/default/36.sysrst_ctrl_edge_detect.704766479 Jul 12 05:53:01 PM PDT 24 Jul 12 05:53:07 PM PDT 24 3157979118 ps
T642 /workspace/coverage/default/28.sysrst_ctrl_alert_test.2492175037 Jul 12 05:52:43 PM PDT 24 Jul 12 05:52:49 PM PDT 24 2008943817 ps
T643 /workspace/coverage/default/48.sysrst_ctrl_combo_detect_with_pre_cond.1482399190 Jul 12 05:53:23 PM PDT 24 Jul 12 05:57:15 PM PDT 24 87281380864 ps
T644 /workspace/coverage/default/34.sysrst_ctrl_stress_all.3486375708 Jul 12 05:52:54 PM PDT 24 Jul 12 05:55:02 PM PDT 24 212679917620 ps
T645 /workspace/coverage/default/14.sysrst_ctrl_edge_detect.1667483371 Jul 12 05:52:09 PM PDT 24 Jul 12 05:52:13 PM PDT 24 2831858781 ps
T646 /workspace/coverage/default/36.sysrst_ctrl_stress_all.1849975221 Jul 12 05:53:05 PM PDT 24 Jul 12 05:53:11 PM PDT 24 7142892108 ps
T144 /workspace/coverage/default/34.sysrst_ctrl_edge_detect.4027481660 Jul 12 05:53:04 PM PDT 24 Jul 12 05:53:14 PM PDT 24 4228894701 ps
T647 /workspace/coverage/default/7.sysrst_ctrl_ec_pwr_on_rst.1445598267 Jul 12 05:51:53 PM PDT 24 Jul 12 05:51:57 PM PDT 24 3742567429 ps
T648 /workspace/coverage/default/33.sysrst_ctrl_alert_test.2497855690 Jul 12 05:52:55 PM PDT 24 Jul 12 05:52:58 PM PDT 24 2114059441 ps
T276 /workspace/coverage/default/57.sysrst_ctrl_combo_detect_with_pre_cond.2348962886 Jul 12 05:53:26 PM PDT 24 Jul 12 05:55:06 PM PDT 24 76557631015 ps
T649 /workspace/coverage/default/18.sysrst_ctrl_smoke.1493393996 Jul 12 05:52:09 PM PDT 24 Jul 12 05:52:13 PM PDT 24 2127361968 ps
T650 /workspace/coverage/default/2.sysrst_ctrl_smoke.4023744102 Jul 12 05:51:40 PM PDT 24 Jul 12 05:51:47 PM PDT 24 2112288345 ps
T651 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.781613808 Jul 12 05:51:44 PM PDT 24 Jul 12 05:51:49 PM PDT 24 2530020387 ps
T652 /workspace/coverage/default/41.sysrst_ctrl_ec_pwr_on_rst.2391986644 Jul 12 05:53:08 PM PDT 24 Jul 12 05:53:11 PM PDT 24 4570596494 ps
T137 /workspace/coverage/default/24.sysrst_ctrl_stress_all_with_rand_reset.664335952 Jul 12 05:52:28 PM PDT 24 Jul 12 05:53:09 PM PDT 24 90962427170 ps
T653 /workspace/coverage/default/5.sysrst_ctrl_alert_test.3158028112 Jul 12 05:51:51 PM PDT 24 Jul 12 05:51:58 PM PDT 24 2007920223 ps
T372 /workspace/coverage/default/5.sysrst_ctrl_stress_all.316182445 Jul 12 05:51:57 PM PDT 24 Jul 12 05:58:08 PM PDT 24 138189268558 ps
T284 /workspace/coverage/default/48.sysrst_ctrl_combo_detect.4090403089 Jul 12 05:53:22 PM PDT 24 Jul 12 05:56:16 PM PDT 24 64667685729 ps
T654 /workspace/coverage/default/42.sysrst_ctrl_stress_all.325213707 Jul 12 05:53:11 PM PDT 24 Jul 12 05:53:21 PM PDT 24 8720949471 ps
T655 /workspace/coverage/default/43.sysrst_ctrl_alert_test.2712041779 Jul 12 05:53:12 PM PDT 24 Jul 12 05:53:17 PM PDT 24 2049818446 ps
T656 /workspace/coverage/default/25.sysrst_ctrl_ec_pwr_on_rst.1344862844 Jul 12 05:52:29 PM PDT 24 Jul 12 05:52:38 PM PDT 24 2867492021 ps
T657 /workspace/coverage/default/4.sysrst_ctrl_ec_pwr_on_rst.1162833948 Jul 12 05:51:51 PM PDT 24 Jul 12 05:51:53 PM PDT 24 2624622198 ps
T658 /workspace/coverage/default/28.sysrst_ctrl_edge_detect.3124114895 Jul 12 05:52:38 PM PDT 24 Jul 12 05:52:41 PM PDT 24 3005467547 ps
T659 /workspace/coverage/default/9.sysrst_ctrl_pin_override_test.739232572 Jul 12 05:52:07 PM PDT 24 Jul 12 05:52:14 PM PDT 24 2520502131 ps
T660 /workspace/coverage/default/12.sysrst_ctrl_pin_override_test.3721509674 Jul 12 05:52:06 PM PDT 24 Jul 12 05:52:14 PM PDT 24 2512501013 ps
T220 /workspace/coverage/default/47.sysrst_ctrl_stress_all.2727317009 Jul 12 05:53:17 PM PDT 24 Jul 12 06:04:14 PM PDT 24 1012143092189 ps
T661 /workspace/coverage/default/40.sysrst_ctrl_smoke.2841377848 Jul 12 05:53:09 PM PDT 24 Jul 12 05:53:15 PM PDT 24 2113347446 ps
T662 /workspace/coverage/default/2.sysrst_ctrl_auto_blk_key_output.3541234815 Jul 12 05:51:49 PM PDT 24 Jul 12 05:51:55 PM PDT 24 3395826413 ps
T285 /workspace/coverage/default/16.sysrst_ctrl_combo_detect.591722039 Jul 12 05:52:13 PM PDT 24 Jul 12 05:55:56 PM PDT 24 175090672237 ps
T663 /workspace/coverage/default/26.sysrst_ctrl_smoke.1479615109 Jul 12 05:52:39 PM PDT 24 Jul 12 05:52:45 PM PDT 24 2113804592 ps
T664 /workspace/coverage/default/29.sysrst_ctrl_pin_access_test.3591937054 Jul 12 05:52:39 PM PDT 24 Jul 12 05:52:45 PM PDT 24 2171426000 ps
T665 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.3933317298 Jul 12 05:52:55 PM PDT 24 Jul 12 05:52:58 PM PDT 24 2571390631 ps
T666 /workspace/coverage/default/12.sysrst_ctrl_ec_pwr_on_rst.3286639472 Jul 12 05:52:07 PM PDT 24 Jul 12 05:52:11 PM PDT 24 3600321565 ps
T667 /workspace/coverage/default/19.sysrst_ctrl_smoke.1675445433 Jul 12 05:52:17 PM PDT 24 Jul 12 05:52:21 PM PDT 24 2161095467 ps
T668 /workspace/coverage/default/31.sysrst_ctrl_smoke.145407916 Jul 12 06:29:05 PM PDT 24 Jul 12 06:29:09 PM PDT 24 2114130363 ps
T669 /workspace/coverage/default/47.sysrst_ctrl_auto_blk_key_output.874341014 Jul 12 05:53:27 PM PDT 24 Jul 12 05:53:38 PM PDT 24 3456248752 ps
T305 /workspace/coverage/default/19.sysrst_ctrl_combo_detect.2168972563 Jul 12 05:52:14 PM PDT 24 Jul 12 05:53:56 PM PDT 24 82022254186 ps
T371 /workspace/coverage/default/24.sysrst_ctrl_combo_detect.203375425 Jul 12 05:52:29 PM PDT 24 Jul 12 05:56:25 PM PDT 24 86882871497 ps
T670 /workspace/coverage/default/37.sysrst_ctrl_auto_blk_key_output.59743872 Jul 12 05:53:04 PM PDT 24 Jul 12 05:53:08 PM PDT 24 3940898236 ps
T671 /workspace/coverage/default/26.sysrst_ctrl_in_out_inverted.4163701491 Jul 12 05:52:36 PM PDT 24 Jul 12 05:52:45 PM PDT 24 2453739945 ps
T672 /workspace/coverage/default/36.sysrst_ctrl_smoke.1121985901 Jul 12 05:52:56 PM PDT 24 Jul 12 05:53:01 PM PDT 24 2122511002 ps
T673 /workspace/coverage/default/28.sysrst_ctrl_stress_all.1900859793 Jul 12 05:52:53 PM PDT 24 Jul 12 05:53:02 PM PDT 24 10329516488 ps
T180 /workspace/coverage/default/39.sysrst_ctrl_edge_detect.3158826348 Jul 12 05:53:00 PM PDT 24 Jul 12 05:53:05 PM PDT 24 6207412309 ps
T674 /workspace/coverage/default/0.sysrst_ctrl_stress_all.1298383915 Jul 12 05:51:44 PM PDT 24 Jul 12 05:51:56 PM PDT 24 12021323723 ps
T675 /workspace/coverage/default/25.sysrst_ctrl_pin_override_test.525771444 Jul 12 05:52:35 PM PDT 24 Jul 12 05:52:41 PM PDT 24 2513301206 ps
T397 /workspace/coverage/default/61.sysrst_ctrl_combo_detect_with_pre_cond.972582114 Jul 12 05:53:27 PM PDT 24 Jul 12 05:54:15 PM PDT 24 36990424964 ps
T267 /workspace/coverage/default/58.sysrst_ctrl_combo_detect_with_pre_cond.785722955 Jul 12 05:53:26 PM PDT 24 Jul 12 05:58:43 PM PDT 24 115338218297 ps
T676 /workspace/coverage/default/28.sysrst_ctrl_auto_blk_key_output.1582408629 Jul 12 05:52:55 PM PDT 24 Jul 12 05:53:06 PM PDT 24 3356403612 ps
T331 /workspace/coverage/default/12.sysrst_ctrl_stress_all_with_rand_reset.1708518932 Jul 12 05:52:08 PM PDT 24 Jul 12 05:52:42 PM PDT 24 11797602867 ps
T677 /workspace/coverage/default/33.sysrst_ctrl_pin_override_test.4042055300 Jul 12 05:52:53 PM PDT 24 Jul 12 05:52:57 PM PDT 24 2514561173 ps
T678 /workspace/coverage/default/23.sysrst_ctrl_flash_wr_prot_out.1524173086 Jul 12 05:52:23 PM PDT 24 Jul 12 05:52:27 PM PDT 24 2625688088 ps
T679 /workspace/coverage/default/2.sysrst_ctrl_edge_detect.4065251353 Jul 12 05:51:43 PM PDT 24 Jul 12 05:51:50 PM PDT 24 5663328489 ps
T680 /workspace/coverage/default/13.sysrst_ctrl_ec_pwr_on_rst.2450027514 Jul 12 05:52:06 PM PDT 24 Jul 12 05:52:19 PM PDT 24 4157062258 ps
T170 /workspace/coverage/default/11.sysrst_ctrl_stress_all_with_rand_reset.2235988024 Jul 12 05:52:02 PM PDT 24 Jul 12 05:54:18 PM PDT 24 56741776517 ps
T681 /workspace/coverage/default/0.sysrst_ctrl_in_out_inverted.2938606629 Jul 12 05:51:41 PM PDT 24 Jul 12 05:51:49 PM PDT 24 2460108078 ps
T682 /workspace/coverage/default/86.sysrst_ctrl_combo_detect_with_pre_cond.2367891976 Jul 12 05:53:40 PM PDT 24 Jul 12 05:54:38 PM PDT 24 40902626530 ps
T202 /workspace/coverage/default/4.sysrst_ctrl_edge_detect.3578208896 Jul 12 05:51:54 PM PDT 24 Jul 12 05:52:05 PM PDT 24 3645918827 ps
T683 /workspace/coverage/default/29.sysrst_ctrl_pin_override_test.3441776519 Jul 12 05:52:49 PM PDT 24 Jul 12 05:52:57 PM PDT 24 2512349788 ps
T396 /workspace/coverage/default/87.sysrst_ctrl_combo_detect_with_pre_cond.3527082286 Jul 12 05:53:47 PM PDT 24 Jul 12 05:55:30 PM PDT 24 78028795856 ps
T684 /workspace/coverage/default/43.sysrst_ctrl_combo_detect.523324494 Jul 12 05:53:12 PM PDT 24 Jul 12 05:55:17 PM PDT 24 86973444731 ps
T685 /workspace/coverage/default/13.sysrst_ctrl_edge_detect.525667919 Jul 12 05:52:06 PM PDT 24 Jul 12 05:52:11 PM PDT 24 2495898514 ps
T686 /workspace/coverage/default/0.sysrst_ctrl_ultra_low_pwr.3680670611 Jul 12 05:51:44 PM PDT 24 Jul 12 05:51:48 PM PDT 24 11353961848 ps
T687 /workspace/coverage/default/24.sysrst_ctrl_pin_override_test.1972393634 Jul 12 05:52:33 PM PDT 24 Jul 12 05:52:36 PM PDT 24 2543414832 ps
T688 /workspace/coverage/default/45.sysrst_ctrl_alert_test.4280807696 Jul 12 05:53:24 PM PDT 24 Jul 12 05:53:28 PM PDT 24 2024472450 ps
T689 /workspace/coverage/default/7.sysrst_ctrl_pin_access_test.3625993335 Jul 12 05:51:59 PM PDT 24 Jul 12 05:52:05 PM PDT 24 2077769975 ps
T690 /workspace/coverage/default/46.sysrst_ctrl_edge_detect.471287778 Jul 12 05:53:25 PM PDT 24 Jul 12 05:53:30 PM PDT 24 2486358135 ps
T691 /workspace/coverage/default/31.sysrst_ctrl_in_out_inverted.4054703700 Jul 12 05:52:54 PM PDT 24 Jul 12 05:52:58 PM PDT 24 2470840062 ps
T157 /workspace/coverage/default/15.sysrst_ctrl_stress_all.3620090127 Jul 12 05:52:15 PM PDT 24 Jul 12 05:55:46 PM PDT 24 942378046212 ps
T159 /workspace/coverage/default/36.sysrst_ctrl_stress_all_with_rand_reset.3606504230 Jul 12 05:52:58 PM PDT 24 Jul 12 05:53:20 PM PDT 24 45287326475 ps
T160 /workspace/coverage/default/32.sysrst_ctrl_ultra_low_pwr.3542164868 Jul 12 05:52:50 PM PDT 24 Jul 12 05:52:59 PM PDT 24 7523416547 ps
T161 /workspace/coverage/default/35.sysrst_ctrl_in_out_inverted.243406680 Jul 12 05:52:51 PM PDT 24 Jul 12 05:53:00 PM PDT 24 2484851955 ps
T162 /workspace/coverage/default/22.sysrst_ctrl_alert_test.1885937626 Jul 12 05:52:35 PM PDT 24 Jul 12 05:52:41 PM PDT 24 2012470461 ps
T163 /workspace/coverage/default/36.sysrst_ctrl_pin_access_test.365647482 Jul 12 05:53:12 PM PDT 24 Jul 12 05:53:17 PM PDT 24 2162871486 ps
T164 /workspace/coverage/default/27.sysrst_ctrl_pin_access_test.1048268047 Jul 12 05:52:34 PM PDT 24 Jul 12 05:52:37 PM PDT 24 2175781547 ps
T165 /workspace/coverage/default/2.sysrst_ctrl_alert_test.3718159543 Jul 12 05:51:50 PM PDT 24 Jul 12 05:51:54 PM PDT 24 2023243632 ps
T166 /workspace/coverage/default/2.sysrst_ctrl_ec_pwr_on_rst.2367765878 Jul 12 05:51:52 PM PDT 24 Jul 12 05:52:01 PM PDT 24 3181343068 ps
T167 /workspace/coverage/default/98.sysrst_ctrl_combo_detect_with_pre_cond.1975851863 Jul 12 05:53:41 PM PDT 24 Jul 12 05:55:36 PM PDT 24 48112554219 ps
T221 /workspace/coverage/default/26.sysrst_ctrl_edge_detect.1595434843 Jul 12 05:52:37 PM PDT 24 Jul 12 05:52:41 PM PDT 24 3117486589 ps
T692 /workspace/coverage/default/37.sysrst_ctrl_smoke.2444507909 Jul 12 05:52:59 PM PDT 24 Jul 12 05:53:04 PM PDT 24 2129833634 ps
T394 /workspace/coverage/default/9.sysrst_ctrl_combo_detect_with_pre_cond.2304594802 Jul 12 05:52:05 PM PDT 24 Jul 12 05:57:14 PM PDT 24 124234115272 ps
T412 /workspace/coverage/default/27.sysrst_ctrl_stress_all.3482919823 Jul 12 05:52:52 PM PDT 24 Jul 12 05:53:47 PM PDT 24 145403324242 ps
T693 /workspace/coverage/default/24.sysrst_ctrl_pin_access_test.2849770140 Jul 12 05:52:32 PM PDT 24 Jul 12 05:52:35 PM PDT 24 2211233845 ps
T694 /workspace/coverage/default/43.sysrst_ctrl_smoke.1058095974 Jul 12 05:53:08 PM PDT 24 Jul 12 05:53:11 PM PDT 24 2135375228 ps
T695 /workspace/coverage/default/1.sysrst_ctrl_ec_pwr_on_rst.1012995940 Jul 12 05:51:36 PM PDT 24 Jul 12 05:56:11 PM PDT 24 218370311339 ps
T696 /workspace/coverage/default/18.sysrst_ctrl_ec_pwr_on_rst.1161802652 Jul 12 05:52:13 PM PDT 24 Jul 12 05:52:17 PM PDT 24 3126525213 ps
T697 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.2062833744 Jul 12 05:51:57 PM PDT 24 Jul 12 05:52:05 PM PDT 24 2609535270 ps
T698 /workspace/coverage/default/13.sysrst_ctrl_ultra_low_pwr.1907963657 Jul 12 05:52:06 PM PDT 24 Jul 12 05:52:14 PM PDT 24 3486144560 ps
T699 /workspace/coverage/default/79.sysrst_ctrl_combo_detect_with_pre_cond.4035922826 Jul 12 05:53:41 PM PDT 24 Jul 12 05:56:46 PM PDT 24 72333695864 ps
T700 /workspace/coverage/default/24.sysrst_ctrl_auto_blk_key_output.2643716361 Jul 12 05:52:33 PM PDT 24 Jul 12 05:52:43 PM PDT 24 3227968552 ps
T701 /workspace/coverage/default/7.sysrst_ctrl_pin_override_test.204333127 Jul 12 05:51:47 PM PDT 24 Jul 12 05:51:55 PM PDT 24 2513739591 ps
T203 /workspace/coverage/default/42.sysrst_ctrl_edge_detect.180252060 Jul 12 05:53:10 PM PDT 24 Jul 12 05:53:21 PM PDT 24 3487726076 ps
T306 /workspace/coverage/default/14.sysrst_ctrl_combo_detect.3533503800 Jul 12 05:52:10 PM PDT 24 Jul 12 05:54:54 PM PDT 24 134614605402 ps
T405 /workspace/coverage/default/3.sysrst_ctrl_combo_detect.2960661398 Jul 12 05:51:58 PM PDT 24 Jul 12 05:52:33 PM PDT 24 45062122839 ps
T702 /workspace/coverage/default/34.sysrst_ctrl_alert_test.1434893430 Jul 12 05:52:51 PM PDT 24 Jul 12 05:52:54 PM PDT 24 2034851271 ps
T703 /workspace/coverage/default/41.sysrst_ctrl_auto_blk_key_output.3268051836 Jul 12 05:53:10 PM PDT 24 Jul 12 05:53:22 PM PDT 24 3593569126 ps
T704 /workspace/coverage/default/11.sysrst_ctrl_ultra_low_pwr.4025919396 Jul 12 05:52:11 PM PDT 24 Jul 12 05:52:19 PM PDT 24 2801213396 ps
T705 /workspace/coverage/default/6.sysrst_ctrl_pin_override_test.3908277651 Jul 12 05:52:04 PM PDT 24 Jul 12 05:52:10 PM PDT 24 2523454562 ps
T706 /workspace/coverage/default/14.sysrst_ctrl_smoke.3253098792 Jul 12 05:52:09 PM PDT 24 Jul 12 05:52:14 PM PDT 24 2123443533 ps
T286 /workspace/coverage/default/45.sysrst_ctrl_combo_detect.15862857 Jul 12 05:53:22 PM PDT 24 Jul 12 05:54:36 PM PDT 24 152117012286 ps
T707 /workspace/coverage/default/40.sysrst_ctrl_pin_access_test.45689002 Jul 12 05:53:09 PM PDT 24 Jul 12 05:53:12 PM PDT 24 2126310598 ps
T708 /workspace/coverage/default/38.sysrst_ctrl_auto_blk_key_output.409050971 Jul 12 05:53:12 PM PDT 24 Jul 12 05:57:08 PM PDT 24 86087735691 ps
T709 /workspace/coverage/default/33.sysrst_ctrl_pin_access_test.2197503180 Jul 12 05:52:52 PM PDT 24 Jul 12 05:52:58 PM PDT 24 2184306654 ps
T710 /workspace/coverage/default/28.sysrst_ctrl_flash_wr_prot_out.2114276774 Jul 12 05:52:39 PM PDT 24 Jul 12 05:52:47 PM PDT 24 2615316731 ps
T711 /workspace/coverage/default/23.sysrst_ctrl_stress_all.733502684 Jul 12 05:52:29 PM PDT 24 Jul 12 05:52:48 PM PDT 24 7433041357 ps
T712 /workspace/coverage/default/37.sysrst_ctrl_stress_all_with_rand_reset.821594300 Jul 12 05:53:11 PM PDT 24 Jul 12 05:53:27 PM PDT 24 48294785575 ps
T713 /workspace/coverage/default/5.sysrst_ctrl_edge_detect.692603165 Jul 12 05:52:03 PM PDT 24 Jul 12 05:52:07 PM PDT 24 3053510018 ps
T714 /workspace/coverage/default/90.sysrst_ctrl_combo_detect_with_pre_cond.2514056976 Jul 12 05:53:39 PM PDT 24 Jul 12 05:54:06 PM PDT 24 34517157591 ps
T287 /workspace/coverage/default/4.sysrst_ctrl_combo_detect.2171217972 Jul 12 05:52:02 PM PDT 24 Jul 12 05:52:21 PM PDT 24 117705920091 ps
T373 /workspace/coverage/default/21.sysrst_ctrl_combo_detect.488544378 Jul 12 05:52:28 PM PDT 24 Jul 12 05:55:23 PM PDT 24 141333893150 ps
T715 /workspace/coverage/default/0.sysrst_ctrl_auto_blk_key_output.2023696367 Jul 12 05:51:40 PM PDT 24 Jul 12 05:51:45 PM PDT 24 3673536582 ps
T716 /workspace/coverage/default/11.sysrst_ctrl_combo_detect.1442241470 Jul 12 05:52:09 PM PDT 24 Jul 12 05:55:40 PM PDT 24 159214631042 ps
T717 /workspace/coverage/default/43.sysrst_ctrl_pin_access_test.1941044088 Jul 12 05:53:10 PM PDT 24 Jul 12 05:53:14 PM PDT 24 2120299733 ps
T718 /workspace/coverage/default/13.sysrst_ctrl_auto_blk_key_output.2162209792 Jul 12 05:52:18 PM PDT 24 Jul 12 05:52:23 PM PDT 24 3392594090 ps
T719 /workspace/coverage/default/41.sysrst_ctrl_flash_wr_prot_out.1843436239 Jul 12 05:53:08 PM PDT 24 Jul 12 05:53:15 PM PDT 24 2608003771 ps
T720 /workspace/coverage/default/28.sysrst_ctrl_ultra_low_pwr.520962260 Jul 12 05:52:41 PM PDT 24 Jul 12 05:52:46 PM PDT 24 230108306897 ps
T301 /workspace/coverage/default/64.sysrst_ctrl_combo_detect_with_pre_cond.10661474 Jul 12 05:53:27 PM PDT 24 Jul 12 05:53:50 PM PDT 24 34551594875 ps
T721 /workspace/coverage/default/18.sysrst_ctrl_auto_blk_key_output.219224407 Jul 12 05:52:27 PM PDT 24 Jul 12 05:52:31 PM PDT 24 3857315872 ps
T722 /workspace/coverage/default/2.sysrst_ctrl_stress_all.1588773124 Jul 12 05:51:54 PM PDT 24 Jul 12 05:52:19 PM PDT 24 13564023679 ps
T723 /workspace/coverage/default/33.sysrst_ctrl_edge_detect.672151869 Jul 12 05:52:54 PM PDT 24 Jul 12 05:53:01 PM PDT 24 3148934088 ps
T724 /workspace/coverage/default/49.sysrst_ctrl_in_out_inverted.2356906851 Jul 12 05:53:23 PM PDT 24 Jul 12 05:53:28 PM PDT 24 2483200631 ps
T725 /workspace/coverage/default/29.sysrst_ctrl_alert_test.3685322440 Jul 12 05:52:47 PM PDT 24 Jul 12 05:52:50 PM PDT 24 2035832841 ps
T307 /workspace/coverage/default/32.sysrst_ctrl_combo_detect.1149916267 Jul 12 05:52:52 PM PDT 24 Jul 12 05:54:52 PM PDT 24 188407855276 ps
T288 /workspace/coverage/default/38.sysrst_ctrl_combo_detect.4271686038 Jul 12 05:53:02 PM PDT 24 Jul 12 05:54:03 PM PDT 24 21895006086 ps
T296 /workspace/coverage/default/91.sysrst_ctrl_combo_detect_with_pre_cond.1766552462 Jul 12 05:53:36 PM PDT 24 Jul 12 05:54:47 PM PDT 24 26722279593 ps
T726 /workspace/coverage/default/40.sysrst_ctrl_ec_pwr_on_rst.4289410534 Jul 12 05:53:09 PM PDT 24 Jul 12 05:53:16 PM PDT 24 5080397561 ps
T727 /workspace/coverage/default/8.sysrst_ctrl_flash_wr_prot_out.1826915078 Jul 12 05:51:59 PM PDT 24 Jul 12 05:52:03 PM PDT 24 2621651520 ps
T728 /workspace/coverage/default/25.sysrst_ctrl_auto_blk_key_output.2583834675 Jul 12 05:52:31 PM PDT 24 Jul 12 05:56:54 PM PDT 24 219070627803 ps
T729 /workspace/coverage/default/10.sysrst_ctrl_pin_access_test.1859934845 Jul 12 05:52:13 PM PDT 24 Jul 12 05:52:18 PM PDT 24 2230615689 ps
T730 /workspace/coverage/default/35.sysrst_ctrl_edge_detect.124133905 Jul 12 05:53:00 PM PDT 24 Jul 12 05:53:11 PM PDT 24 3181530047 ps
T147 /workspace/coverage/default/37.sysrst_ctrl_edge_detect.3643631347 Jul 12 05:53:09 PM PDT 24 Jul 12 05:53:11 PM PDT 24 2760462392 ps
T731 /workspace/coverage/default/17.sysrst_ctrl_pin_access_test.3541951394 Jul 12 05:52:16 PM PDT 24 Jul 12 05:52:25 PM PDT 24 2247349362 ps
T732 /workspace/coverage/default/40.sysrst_ctrl_pin_override_test.1414970938 Jul 12 05:53:13 PM PDT 24 Jul 12 05:53:24 PM PDT 24 2510479664 ps
T733 /workspace/coverage/default/30.sysrst_ctrl_flash_wr_prot_out.268386695 Jul 12 05:52:53 PM PDT 24 Jul 12 05:52:56 PM PDT 24 2646207845 ps
T734 /workspace/coverage/default/5.sysrst_ctrl_flash_wr_prot_out.2410729363 Jul 12 05:51:57 PM PDT 24 Jul 12 05:52:06 PM PDT 24 2609198275 ps
T735 /workspace/coverage/default/23.sysrst_ctrl_pin_access_test.2390208300 Jul 12 05:52:33 PM PDT 24 Jul 12 05:52:35 PM PDT 24 2312196050 ps
T736 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.1648237345 Jul 12 05:51:43 PM PDT 24 Jul 12 05:53:29 PM PDT 24 148702950641 ps
T737 /workspace/coverage/default/25.sysrst_ctrl_flash_wr_prot_out.3896561055 Jul 12 05:52:33 PM PDT 24 Jul 12 05:52:36 PM PDT 24 2627542016 ps
T738 /workspace/coverage/default/29.sysrst_ctrl_in_out_inverted.3825866279 Jul 12 05:52:47 PM PDT 24 Jul 12 05:52:52 PM PDT 24 2476559525 ps
T739 /workspace/coverage/default/34.sysrst_ctrl_smoke.3799021235 Jul 12 05:53:02 PM PDT 24 Jul 12 05:53:10 PM PDT 24 2109021404 ps
T408 /workspace/coverage/default/89.sysrst_ctrl_combo_detect_with_pre_cond.4024772042 Jul 12 05:53:38 PM PDT 24 Jul 12 05:54:31 PM PDT 24 73108722769 ps
T740 /workspace/coverage/default/10.sysrst_ctrl_ec_pwr_on_rst.2832161396 Jul 12 05:52:08 PM PDT 24 Jul 12 05:52:17 PM PDT 24 2508170168 ps
T741 /workspace/coverage/default/37.sysrst_ctrl_pin_override_test.881811654 Jul 12 05:52:59 PM PDT 24 Jul 12 05:53:04 PM PDT 24 2535706938 ps
T742 /workspace/coverage/default/41.sysrst_ctrl_stress_all_with_rand_reset.2199684738 Jul 12 05:53:07 PM PDT 24 Jul 12 05:54:10 PM PDT 24 713034803465 ps
T743 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst.3019421840 Jul 12 05:51:48 PM PDT 24 Jul 12 05:51:51 PM PDT 24 2446873410 ps
T297 /workspace/coverage/default/77.sysrst_ctrl_combo_detect_with_pre_cond.3134376053 Jul 12 05:53:34 PM PDT 24 Jul 12 05:54:44 PM PDT 24 94391739450 ps
T744 /workspace/coverage/default/43.sysrst_ctrl_auto_blk_key_output.2584252768 Jul 12 05:53:13 PM PDT 24 Jul 12 05:53:27 PM PDT 24 3381952258 ps
T745 /workspace/coverage/default/49.sysrst_ctrl_smoke.1310767318 Jul 12 05:53:32 PM PDT 24 Jul 12 05:53:35 PM PDT 24 2198876042 ps
T746 /workspace/coverage/default/84.sysrst_ctrl_combo_detect_with_pre_cond.2182432046 Jul 12 05:53:41 PM PDT 24 Jul 12 05:54:01 PM PDT 24 30360492084 ps
T747 /workspace/coverage/default/3.sysrst_ctrl_alert_test.305420045 Jul 12 05:51:57 PM PDT 24 Jul 12 05:51:59 PM PDT 24 2107820604 ps
T748 /workspace/coverage/default/8.sysrst_ctrl_auto_blk_key_output.2038858130 Jul 12 05:52:16 PM PDT 24 Jul 12 05:52:22 PM PDT 24 3597802122 ps
T749 /workspace/coverage/default/56.sysrst_ctrl_combo_detect_with_pre_cond.3207331977 Jul 12 05:53:26 PM PDT 24 Jul 12 05:56:02 PM PDT 24 62175584422 ps
T750 /workspace/coverage/default/41.sysrst_ctrl_smoke.2605255159 Jul 12 05:53:12 PM PDT 24 Jul 12 05:53:21 PM PDT 24 2113352533 ps
T751 /workspace/coverage/default/6.sysrst_ctrl_stress_all.3751389703 Jul 12 05:52:01 PM PDT 24 Jul 12 05:52:08 PM PDT 24 8120608687 ps
T410 /workspace/coverage/default/62.sysrst_ctrl_combo_detect_with_pre_cond.4139350266 Jul 12 05:53:32 PM PDT 24 Jul 12 05:54:21 PM PDT 24 68125112659 ps
T752 /workspace/coverage/default/24.sysrst_ctrl_in_out_inverted.945501595 Jul 12 05:52:29 PM PDT 24 Jul 12 05:52:32 PM PDT 24 2463475347 ps
T753 /workspace/coverage/default/24.sysrst_ctrl_ec_pwr_on_rst.3756191335 Jul 12 05:52:35 PM PDT 24 Jul 12 05:52:39 PM PDT 24 3774259190 ps
T336 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.2428818753 Jul 12 05:51:43 PM PDT 24 Jul 12 05:52:01 PM PDT 24 22062410998 ps
T754 /workspace/coverage/default/23.sysrst_ctrl_combo_detect.2643997175 Jul 12 05:52:41 PM PDT 24 Jul 12 05:55:00 PM PDT 24 85615020485 ps
T755 /workspace/coverage/default/29.sysrst_ctrl_combo_detect_with_pre_cond.2406795266 Jul 12 05:52:51 PM PDT 24 Jul 12 05:54:40 PM PDT 24 43631221703 ps
T756 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst.1391329929 Jul 12 05:51:40 PM PDT 24 Jul 12 05:51:48 PM PDT 24 2391560382 ps
T757 /workspace/coverage/default/16.sysrst_ctrl_combo_detect_with_pre_cond.4002369008 Jul 12 05:52:20 PM PDT 24 Jul 12 05:52:46 PM PDT 24 34580358432 ps
T407 /workspace/coverage/default/40.sysrst_ctrl_combo_detect.2800759541 Jul 12 05:53:20 PM PDT 24 Jul 12 05:54:38 PM PDT 24 106478376078 ps
T758 /workspace/coverage/default/31.sysrst_ctrl_ultra_low_pwr.2556338901 Jul 12 05:52:56 PM PDT 24 Jul 12 05:53:01 PM PDT 24 8839688597 ps
T759 /workspace/coverage/default/20.sysrst_ctrl_auto_blk_key_output.3149102852 Jul 12 05:52:21 PM PDT 24 Jul 12 05:52:34 PM PDT 24 3553907476 ps
T760 /workspace/coverage/default/42.sysrst_ctrl_auto_blk_key_output.2173360713 Jul 12 05:53:05 PM PDT 24 Jul 12 05:53:55 PM PDT 24 18447976194 ps
T761 /workspace/coverage/default/9.sysrst_ctrl_in_out_inverted.1636974324 Jul 12 05:52:05 PM PDT 24 Jul 12 05:52:14 PM PDT 24 2445243581 ps
T171 /workspace/coverage/default/3.sysrst_ctrl_edge_detect.999147223 Jul 12 05:51:46 PM PDT 24 Jul 12 05:51:53 PM PDT 24 2945251134 ps
T762 /workspace/coverage/default/9.sysrst_ctrl_ec_pwr_on_rst.182818929 Jul 12 05:52:05 PM PDT 24 Jul 12 05:52:20 PM PDT 24 4833435339 ps
T763 /workspace/coverage/default/12.sysrst_ctrl_ultra_low_pwr.3486654752 Jul 12 05:52:06 PM PDT 24 Jul 12 05:52:11 PM PDT 24 4489544466 ps
T764 /workspace/coverage/default/15.sysrst_ctrl_edge_detect.420246992 Jul 12 05:52:17 PM PDT 24 Jul 12 05:52:29 PM PDT 24 4085035919 ps
T765 /workspace/coverage/default/45.sysrst_ctrl_pin_override_test.1068685757 Jul 12 05:53:24 PM PDT 24 Jul 12 05:53:26 PM PDT 24 2555556621 ps
T766 /workspace/coverage/default/5.sysrst_ctrl_in_out_inverted.787217775 Jul 12 05:51:55 PM PDT 24 Jul 12 05:51:58 PM PDT 24 2476447466 ps
T767 /workspace/coverage/default/5.sysrst_ctrl_auto_blk_key_output.1641434908 Jul 12 05:51:54 PM PDT 24 Jul 12 05:52:05 PM PDT 24 3562292129 ps
T768 /workspace/coverage/default/36.sysrst_ctrl_flash_wr_prot_out.3609366040 Jul 12 05:53:12 PM PDT 24 Jul 12 05:53:18 PM PDT 24 2625397126 ps
T172 /workspace/coverage/default/30.sysrst_ctrl_stress_all_with_rand_reset.828133948 Jul 12 05:52:51 PM PDT 24 Jul 12 05:54:15 PM PDT 24 48252526364 ps
T238 /workspace/coverage/default/31.sysrst_ctrl_auto_blk_key_output.1510885469 Jul 12 05:52:48 PM PDT 24 Jul 12 05:52:59 PM PDT 24 3353199010 ps
T239 /workspace/coverage/default/23.sysrst_ctrl_combo_detect_with_pre_cond.823777625 Jul 12 05:52:36 PM PDT 24 Jul 12 05:56:59 PM PDT 24 105683769195 ps
T240 /workspace/coverage/default/30.sysrst_ctrl_pin_access_test.2140957295 Jul 12 05:52:58 PM PDT 24 Jul 12 05:53:07 PM PDT 24 2079151185 ps
T241 /workspace/coverage/default/22.sysrst_ctrl_smoke.792402790 Jul 12 05:52:32 PM PDT 24 Jul 12 05:52:35 PM PDT 24 2129412626 ps
T242 /workspace/coverage/default/17.sysrst_ctrl_auto_blk_key_output.218529900 Jul 12 05:52:14 PM PDT 24 Jul 12 05:59:21 PM PDT 24 167982198116 ps
T243 /workspace/coverage/default/33.sysrst_ctrl_in_out_inverted.1516921937 Jul 12 05:53:02 PM PDT 24 Jul 12 05:53:05 PM PDT 24 2594047447 ps
T244 /workspace/coverage/default/10.sysrst_ctrl_stress_all.1013223931 Jul 12 05:52:06 PM PDT 24 Jul 12 05:52:17 PM PDT 24 11692376847 ps
T245 /workspace/coverage/default/14.sysrst_ctrl_pin_override_test.4105214461 Jul 12 05:52:09 PM PDT 24 Jul 12 05:52:18 PM PDT 24 2510220988 ps
T246 /workspace/coverage/default/16.sysrst_ctrl_stress_all.2447212281 Jul 12 05:52:17 PM PDT 24 Jul 12 05:52:36 PM PDT 24 6477254735 ps
T350 /workspace/coverage/default/34.sysrst_ctrl_stress_all_with_rand_reset.2620053252 Jul 12 05:52:53 PM PDT 24 Jul 12 05:55:28 PM PDT 24 58936308922 ps
T248 /workspace/coverage/default/46.sysrst_ctrl_stress_all_with_rand_reset.1407761001 Jul 12 05:53:31 PM PDT 24 Jul 12 05:54:13 PM PDT 24 32701921798 ps
T289 /workspace/coverage/default/6.sysrst_ctrl_stress_all_with_rand_reset.2177816559 Jul 12 05:51:58 PM PDT 24 Jul 12 05:54:35 PM PDT 24 59884522462 ps
T769 /workspace/coverage/default/25.sysrst_ctrl_pin_access_test.4236752155 Jul 12 05:52:29 PM PDT 24 Jul 12 05:52:34 PM PDT 24 2192623222 ps
T770 /workspace/coverage/default/44.sysrst_ctrl_flash_wr_prot_out.3941579129 Jul 12 05:53:12 PM PDT 24 Jul 12 05:53:24 PM PDT 24 2608480895 ps
T771 /workspace/coverage/default/3.sysrst_ctrl_smoke.3717670559 Jul 12 05:51:50 PM PDT 24 Jul 12 05:51:57 PM PDT 24 2111353442 ps
T772 /workspace/coverage/default/33.sysrst_ctrl_combo_detect.902746315 Jul 12 05:53:02 PM PDT 24 Jul 12 05:55:07 PM PDT 24 95843622447 ps
T773 /workspace/coverage/default/8.sysrst_ctrl_edge_detect.1684155571 Jul 12 05:52:14 PM PDT 24 Jul 12 05:52:23 PM PDT 24 3936934183 ps
T774 /workspace/coverage/default/40.sysrst_ctrl_stress_all.2942970708 Jul 12 05:53:12 PM PDT 24 Jul 12 05:53:49 PM PDT 24 13322706586 ps
T775 /workspace/coverage/default/1.sysrst_ctrl_pin_override_test.2408187721 Jul 12 05:51:48 PM PDT 24 Jul 12 05:51:50 PM PDT 24 2540205639 ps
T776 /workspace/coverage/default/34.sysrst_ctrl_ultra_low_pwr.3411168591 Jul 12 05:52:52 PM PDT 24 Jul 12 05:53:02 PM PDT 24 7647593456 ps
T400 /workspace/coverage/default/81.sysrst_ctrl_combo_detect_with_pre_cond.2184246646 Jul 12 05:53:46 PM PDT 24 Jul 12 05:54:37 PM PDT 24 44120815652 ps
T777 /workspace/coverage/default/18.sysrst_ctrl_combo_detect_with_pre_cond.790069394 Jul 12 05:52:21 PM PDT 24 Jul 12 05:54:57 PM PDT 24 57170121372 ps
T778 /workspace/coverage/default/93.sysrst_ctrl_combo_detect_with_pre_cond.3686093668 Jul 12 05:53:36 PM PDT 24 Jul 12 05:54:35 PM PDT 24 85766362283 ps
T403 /workspace/coverage/default/0.sysrst_ctrl_combo_detect.2838169865 Jul 12 05:51:54 PM PDT 24 Jul 12 05:52:30 PM PDT 24 95867535320 ps
T191 /workspace/coverage/default/25.sysrst_ctrl_stress_all_with_rand_reset.1508796462 Jul 12 05:52:30 PM PDT 24 Jul 12 05:53:08 PM PDT 24 50049176679 ps
T779 /workspace/coverage/default/20.sysrst_ctrl_pin_override_test.1297797115 Jul 12 05:52:27 PM PDT 24 Jul 12 05:52:30 PM PDT 24 2523270094 ps
T780 /workspace/coverage/default/47.sysrst_ctrl_pin_access_test.3029980098 Jul 12 05:53:25 PM PDT 24 Jul 12 05:53:32 PM PDT 24 2130738827 ps
T781 /workspace/coverage/default/43.sysrst_ctrl_ultra_low_pwr.2896043060 Jul 12 05:53:12 PM PDT 24 Jul 12 05:53:17 PM PDT 24 7412181910 ps
T782 /workspace/coverage/default/36.sysrst_ctrl_pin_override_test.4251217164 Jul 12 05:52:53 PM PDT 24 Jul 12 05:52:57 PM PDT 24 2524718483 ps
T783 /workspace/coverage/default/42.sysrst_ctrl_flash_wr_prot_out.941604502 Jul 12 05:53:12 PM PDT 24 Jul 12 05:53:23 PM PDT 24 2610145625 ps
T784 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.4111682516 Jul 12 05:52:49 PM PDT 24 Jul 12 05:52:54 PM PDT 24 2622699919 ps
T785 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst.1648310881 Jul 12 05:52:06 PM PDT 24 Jul 12 05:52:14 PM PDT 24 2407100275 ps
T786 /workspace/coverage/default/3.sysrst_ctrl_pin_access_test.2647138798 Jul 12 05:51:39 PM PDT 24 Jul 12 05:51:46 PM PDT 24 2105363022 ps
T787 /workspace/coverage/default/39.sysrst_ctrl_alert_test.4039121602 Jul 12 05:53:09 PM PDT 24 Jul 12 05:53:15 PM PDT 24 2010634159 ps
T788 /workspace/coverage/default/21.sysrst_ctrl_auto_blk_key_output.2807327781 Jul 12 05:52:25 PM PDT 24 Jul 12 05:57:04 PM PDT 24 102203316519 ps
T789 /workspace/coverage/default/44.sysrst_ctrl_combo_detect.1882823482 Jul 12 05:53:15 PM PDT 24 Jul 12 05:54:39 PM PDT 24 124335661529 ps
T790 /workspace/coverage/default/13.sysrst_ctrl_pin_access_test.3522976756 Jul 12 05:52:08 PM PDT 24 Jul 12 05:52:16 PM PDT 24 2174212602 ps
T791 /workspace/coverage/default/66.sysrst_ctrl_combo_detect_with_pre_cond.3688813936 Jul 12 05:53:32 PM PDT 24 Jul 12 05:56:45 PM PDT 24 75366771647 ps
T792 /workspace/coverage/cover_reg_top/14.sysrst_ctrl_intr_test.3829299242 Jul 12 05:49:27 PM PDT 24 Jul 12 05:49:36 PM PDT 24 2010044214 ps
T793 /workspace/coverage/cover_reg_top/40.sysrst_ctrl_intr_test.870418057 Jul 12 05:49:32 PM PDT 24 Jul 12 05:49:36 PM PDT 24 2042891681 ps
T21 /workspace/coverage/cover_reg_top/14.sysrst_ctrl_same_csr_outstanding.2203676967 Jul 12 05:49:25 PM PDT 24 Jul 12 05:49:35 PM PDT 24 10513678610 ps
T794 /workspace/coverage/cover_reg_top/27.sysrst_ctrl_intr_test.1981495546 Jul 12 05:49:32 PM PDT 24 Jul 12 05:49:37 PM PDT 24 2014880227 ps
T28 /workspace/coverage/cover_reg_top/2.sysrst_ctrl_csr_bit_bash.97388525 Jul 12 05:49:18 PM PDT 24 Jul 12 05:52:27 PM PDT 24 39063656826 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%