Assertions
dashboard | hierarchy | modlist | groups | tests | asserts
Assertions by Category
ASSERTPROPERTIESSEQUENCES
Total1028010
Category 01028010

Assertions by Severity
ASSERTPROPERTIESSEQUENCES
Total1028010
Severity 01028010

Summary for Assertions
NUMBERPERCENT
Total Number1028100.00
Uncovered40.39
Success102499.61
Failure00.00
Incomplete10.10
Without Attempts00.00

Summary for Cover Sequences
NUMBERPERCENT
Total Number10100.00
Uncovered00.00
All Matches10100.00
First Matches10100.00
Go previous page
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETE
tb.dut.tlul_assert_device.gen_assert_final[92].noOutstandingReqsAtEndOfSim_A 0091591500
tb.dut.tlul_assert_device.gen_assert_final[93].noOutstandingReqsAtEndOfSim_A 0091591500
tb.dut.tlul_assert_device.gen_assert_final[94].noOutstandingReqsAtEndOfSim_A 0091591500
tb.dut.tlul_assert_device.gen_assert_final[95].noOutstandingReqsAtEndOfSim_A 0091591500
tb.dut.tlul_assert_device.gen_assert_final[96].noOutstandingReqsAtEndOfSim_A 0091591500
tb.dut.tlul_assert_device.gen_assert_final[97].noOutstandingReqsAtEndOfSim_A 0091591500
tb.dut.tlul_assert_device.gen_assert_final[98].noOutstandingReqsAtEndOfSim_A 0091591500
tb.dut.tlul_assert_device.gen_assert_final[99].noOutstandingReqsAtEndOfSim_A 0091591500
tb.dut.tlul_assert_device.gen_assert_final[9].noOutstandingReqsAtEndOfSim_A 0091591500
tb.dut.tlul_assert_device.gen_device.aDataKnown_M 001217501028236045700
tb.dut.tlul_assert_device.gen_device.addrSizeAlignedErr_A 001217500475602900
tb.dut.tlul_assert_device.gen_device.contigMask_M 0012175010281793945900
tb.dut.tlul_assert_device.gen_device.dDataKnown_A 00121750102818103600
tb.dut.tlul_assert_device.gen_device.legalAOpcodeErr_A 001217500475634500
tb.dut.tlul_assert_device.gen_device.legalAParam_M 0012175010281986632200
tb.dut.tlul_assert_device.gen_device.legalDParam_A 00121750102859879300
tb.dut.tlul_assert_device.gen_device.pendingReqPerSrc_M 0012175010281986632200
tb.dut.tlul_assert_device.gen_device.respMustHaveReq_A 00121750102859879300
tb.dut.tlul_assert_device.gen_device.respOpcode_A 00121750102859879300
tb.dut.tlul_assert_device.gen_device.respSzEqReqSz_A 00121750102859879300
tb.dut.tlul_assert_device.gen_device.sizeGTEMaskErr_A 001217500475392500
tb.dut.tlul_assert_device.gen_device.sizeMatchesMaskErr_A 001217500475396800
tb.dut.tlul_assert_device.p_dbw.TlDbw_A 0091591500
tb.dut.u_reg.en2addrHit 00121750047525595600
tb.dut.u_reg.reAfterRv 00121750047525595600
tb.dut.u_reg.rePulse 00121750047513587100
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.BusySrcReqChk_A 001217500475129795600
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.SrcAckBusyChk_A 001217500475122100
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475122100
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727122100
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727118200
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475123100
tb.dut.u_reg.u_auto_block_out_ctl_cdc.BusySrcReqChk_A 001217500475114738400
tb.dut.u_reg.u_auto_block_out_ctl_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_auto_block_out_ctl_cdc.SrcAckBusyChk_A 001217500475107100
tb.dut.u_reg.u_auto_block_out_ctl_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475107100
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727107100
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727102900
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475107900
tb.dut.u_reg.u_chk.PayLoadWidthCheck 0091591500
tb.dut.u_reg.u_com_det_ctl_0_cdc.BusySrcReqChk_A 001217500475177464100
tb.dut.u_reg.u_com_det_ctl_0_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_det_ctl_0_cdc.SrcAckBusyChk_A 001217500475179900
tb.dut.u_reg.u_com_det_ctl_0_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475179900
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727179900
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727176000
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475180900
tb.dut.u_reg.u_com_det_ctl_1_cdc.BusySrcReqChk_A 001217500475171298000
tb.dut.u_reg.u_com_det_ctl_1_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_det_ctl_1_cdc.SrcAckBusyChk_A 001217500475172300
tb.dut.u_reg.u_com_det_ctl_1_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475172300
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727172300
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727168300
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475173300
tb.dut.u_reg.u_com_det_ctl_2_cdc.BusySrcReqChk_A 001217500475166265600
tb.dut.u_reg.u_com_det_ctl_2_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_det_ctl_2_cdc.SrcAckBusyChk_A 001217500475169900
tb.dut.u_reg.u_com_det_ctl_2_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475169900
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727169900
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727166100
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475171200
tb.dut.u_reg.u_com_det_ctl_3_cdc.BusySrcReqChk_A 001217500475168313000
tb.dut.u_reg.u_com_det_ctl_3_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_det_ctl_3_cdc.SrcAckBusyChk_A 001217500475170700
tb.dut.u_reg.u_com_det_ctl_3_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475170700
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727170700
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727166500
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475171800
tb.dut.u_reg.u_com_out_ctl_0_cdc.BusySrcReqChk_A 001217500475177185000
tb.dut.u_reg.u_com_out_ctl_0_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_out_ctl_0_cdc.SrcAckBusyChk_A 001217500475180200
tb.dut.u_reg.u_com_out_ctl_0_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475180200
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727180200
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727176100
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475181200
tb.dut.u_reg.u_com_out_ctl_1_cdc.BusySrcReqChk_A 001217500475172294100
tb.dut.u_reg.u_com_out_ctl_1_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_out_ctl_1_cdc.SrcAckBusyChk_A 001217500475171100
tb.dut.u_reg.u_com_out_ctl_1_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475171100
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727171100
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727166900
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475172200
tb.dut.u_reg.u_com_out_ctl_2_cdc.BusySrcReqChk_A 001217500475171081400
tb.dut.u_reg.u_com_out_ctl_2_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_out_ctl_2_cdc.SrcAckBusyChk_A 001217500475173100
tb.dut.u_reg.u_com_out_ctl_2_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475173100
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727173100
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727169200
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475174200
tb.dut.u_reg.u_com_out_ctl_3_cdc.BusySrcReqChk_A 001217500475167134200
tb.dut.u_reg.u_com_out_ctl_3_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_out_ctl_3_cdc.SrcAckBusyChk_A 001217500475170100
tb.dut.u_reg.u_com_out_ctl_3_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475170100
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727170100
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727165800
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475171100
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.BusySrcReqChk_A 001217500475126906900
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.SrcAckBusyChk_A 001217500475118600
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475118600
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727118600
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727114800
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475119800
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.BusySrcReqChk_A 001217500475125031800
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.SrcAckBusyChk_A 001217500475120300
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475120300
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727120300
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727116500
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475121400
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.BusySrcReqChk_A 001217500475122264700
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.SrcAckBusyChk_A 001217500475117800
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475117800
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727117800
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727114100
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475118700
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.BusySrcReqChk_A 001217500475119857000
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.SrcAckBusyChk_A 001217500475115900
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475115900
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727115900
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727111900
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475117000
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.BusySrcReqChk_A 001217500475655203400
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.SrcAckBusyChk_A 001217500475694200
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475694200
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727694200
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727690100
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475695200
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.BusySrcReqChk_A 001217500475677291200
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.SrcAckBusyChk_A 001217500475711100
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475711100
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727711100
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727706900
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475712300
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.BusySrcReqChk_A 001217500475676085100
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.SrcAckBusyChk_A 001217500475722900
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475722900
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727722900
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727718800
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475724000
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.BusySrcReqChk_A 001217500475670373100
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.SrcAckBusyChk_A 001217500475720700
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475720700
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727720700
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727716600
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475721600
tb.dut.u_reg.u_com_sel_ctl_0_cdc.BusySrcReqChk_A 001217500475712909800
tb.dut.u_reg.u_com_sel_ctl_0_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_sel_ctl_0_cdc.SrcAckBusyChk_A 001217500475754000
tb.dut.u_reg.u_com_sel_ctl_0_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475754000
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727754000
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727749900
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475755100
tb.dut.u_reg.u_com_sel_ctl_1_cdc.BusySrcReqChk_A 001217500475722586500
tb.dut.u_reg.u_com_sel_ctl_1_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_sel_ctl_1_cdc.SrcAckBusyChk_A 001217500475760500
tb.dut.u_reg.u_com_sel_ctl_1_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475760500
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727760500
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727756300
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475761700
tb.dut.u_reg.u_com_sel_ctl_2_cdc.BusySrcReqChk_A 001217500475731800100
tb.dut.u_reg.u_com_sel_ctl_2_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_sel_ctl_2_cdc.SrcAckBusyChk_A 001217500475777800
tb.dut.u_reg.u_com_sel_ctl_2_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475777800
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727777800
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727773500
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475778900
tb.dut.u_reg.u_com_sel_ctl_3_cdc.BusySrcReqChk_A 001217500475722899100
tb.dut.u_reg.u_com_sel_ctl_3_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_com_sel_ctl_3_cdc.SrcAckBusyChk_A 001217500475774400
tb.dut.u_reg.u_com_sel_ctl_3_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475774400
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727774400
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727770200
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475775500
tb.dut.u_reg.u_ec_rst_ctl_cdc.BusySrcReqChk_A 001217500475175539000
tb.dut.u_reg.u_ec_rst_ctl_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_ec_rst_ctl_cdc.SrcAckBusyChk_A 001217500475185600
tb.dut.u_reg.u_ec_rst_ctl_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475185600
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727185600
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727181700
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475186600
tb.dut.u_reg.u_key_intr_ctl_cdc.BusySrcReqChk_A 001217500475105812900
tb.dut.u_reg.u_key_intr_ctl_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_key_intr_ctl_cdc.SrcAckBusyChk_A 00121750047593600
tb.dut.u_reg.u_key_intr_ctl_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_key_intr_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00121750047593600
tb.dut.u_reg.u_key_intr_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00839772793600
tb.dut.u_reg.u_key_intr_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00839772789700
tb.dut.u_reg.u_key_intr_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00121750047594600
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.BusySrcReqChk_A 001217500475180279200
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.SrcAckBusyChk_A 001217500475187000
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475187000
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727187000
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727183100
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475188100
tb.dut.u_reg.u_key_invert_ctl_cdc.BusySrcReqChk_A 001217500475254110400
tb.dut.u_reg.u_key_invert_ctl_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_key_invert_ctl_cdc.SrcAckBusyChk_A 001217500475277100
tb.dut.u_reg.u_key_invert_ctl_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_key_invert_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475277100
tb.dut.u_reg.u_key_invert_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727277100
tb.dut.u_reg.u_key_invert_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727272900
tb.dut.u_reg.u_key_invert_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475278000
tb.dut.u_reg.u_pin_allowed_ctl_cdc.BusySrcReqChk_A 001217500475469827500
tb.dut.u_reg.u_pin_allowed_ctl_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_pin_allowed_ctl_cdc.SrcAckBusyChk_A 001217500475536700
tb.dut.u_reg.u_pin_allowed_ctl_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475536700
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727536700
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727532400
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475537800
tb.dut.u_reg.u_pin_out_ctl_cdc.BusySrcReqChk_A 001217500475577790500
tb.dut.u_reg.u_pin_out_ctl_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_pin_out_ctl_cdc.SrcAckBusyChk_A 001217500475650400
tb.dut.u_reg.u_pin_out_ctl_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_pin_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475650400
tb.dut.u_reg.u_pin_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727650400
tb.dut.u_reg.u_pin_out_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727646400
tb.dut.u_reg.u_pin_out_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475651900
tb.dut.u_reg.u_pin_out_value_cdc.BusySrcReqChk_A 001217500475462411300
tb.dut.u_reg.u_pin_out_value_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_pin_out_value_cdc.SrcAckBusyChk_A 001217500475524600
tb.dut.u_reg.u_pin_out_value_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_pin_out_value_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001217500475524600
tb.dut.u_reg.u_pin_out_value_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008397727524600
tb.dut.u_reg.u_pin_out_value_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727520300
tb.dut.u_reg.u_pin_out_value_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475525700
tb.dut.u_reg.u_reg_if.AllowedLatency_A 0091591500
tb.dut.u_reg.u_reg_if.MatchedWidthAssert 0091591500
tb.dut.u_reg.u_reg_if.u_err.dataWidthOnly32_A 0091591500
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.DataWidthCheck_A 0091591500
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.PayLoadWidthCheck 0091591500
tb.dut.u_reg.u_rsp_intg_gen.DataWidthCheck_A 0091591500
tb.dut.u_reg.u_rsp_intg_gen.PayLoadWidthCheck 0091591500
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.BusySrcReqChk_A 001217500475101835900
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.SrcAckBusyChk_A 00121750047590600
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00121750047590600
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00839772790600
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00839772786600
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00121750047591500
tb.dut.u_reg.u_ulp_ctl_cdc.BusySrcReqChk_A 001217500475101026300
tb.dut.u_reg.u_ulp_ctl_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_ulp_ctl_cdc.SrcAckBusyChk_A 00121750047593500
tb.dut.u_reg.u_ulp_ctl_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_ulp_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00121750047593500
tb.dut.u_reg.u_ulp_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00839772793500
tb.dut.u_reg.u_ulp_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00839772789300
tb.dut.u_reg.u_ulp_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00121750047594300
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.BusySrcReqChk_A 001217500475104326600
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.SrcAckBusyChk_A 00121750047593300
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00121750047593300
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00839772793300
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00839772789400
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00121750047594700
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.BusySrcReqChk_A 00121750047596883400
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.SrcAckBusyChk_A 00121750047588400
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00121750047588400
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00839772788400
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00839772784100
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00121750047589300
tb.dut.u_reg.u_wkup_status_cdc.BusySrcReqChk_A 001217500475101278300
tb.dut.u_reg.u_wkup_status_cdc.DstReqKnown_A 008397727758418100
tb.dut.u_reg.u_wkup_status_cdc.SrcAckBusyChk_A 001217500475113200
tb.dut.u_reg.u_wkup_status_cdc.SrcBusyKnown_A 001217500475121571830900
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 0083977277750913
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00839772777500
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001217500475190700
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 008397727107200
tb.dut.u_reg.u_wkup_status_cdc.u_src_to_dst_req.DstPulseCheck_A 008397727109200
tb.dut.u_reg.u_wkup_status_cdc.u_src_to_dst_req.SrcPulseCheck_M 001217500475114200
tb.dut.u_reg.wePulse 00121750047512008500
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntClr_A 00815750827600
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntIncr_A 00815750813446800
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntNoWrap_A 008157508753200800
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectStDropOut_A 008157508300
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectedOut_A 00815750882100
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectedPulseOut_A 00815750812200
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DisabledIdleSt_A 008157508739148100
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DisabledNoDetection_A 008157508739369000
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.EnterDebounceSt_A 00815750815400
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.EnterDetectSt_A 00815750812500
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.EnterStableSt_A 00815750812200
Go next page
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%