Cond split page
dashboard | hierarchy | modlist | groups | tests | asserts
Go back
 LINE       6677
 EXPRESSION (addr_hit[10] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T15,T22
110CoveredT29,T260,T262
111CoveredT10,T21,T32

 LINE       6680
 EXPRESSION (addr_hit[11] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T1,T3
110CoveredT262,T266,T272
111CoveredT1,T3,T10

 LINE       6682
 EXPRESSION (addr_hit[12] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT6,T15,T22
110CoveredT28,T260,T262
111CoveredT6,T22,T23

 LINE       6695
 EXPRESSION (addr_hit[13] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T1,T6
110CoveredT28,T262,T266
111CoveredT1,T6,T15

 LINE       6712
 EXPRESSION (addr_hit[14] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT1,T6,T3
110CoveredT262,T266,T276
111CoveredT1,T6,T3

 LINE       6721
 EXPRESSION (addr_hit[15] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT1,T15,T22
110CoveredT262,T274,T272
111CoveredT1,T15,T24

 LINE       6730
 EXPRESSION (addr_hit[17] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T2,T15
110CoveredT262,T266,T272
111CoveredT2,T4,T8

 LINE       6745
 EXPRESSION (addr_hit[18] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT1,T2,T3
110CoveredT266,T278,T279
111CoveredT1,T2,T3

 LINE       6747
 EXPRESSION (addr_hit[19] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T13,T15
110CoveredT262,T266,T280
111CoveredT5,T13,T16

 LINE       6750
 EXPRESSION (addr_hit[20] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T13,T15
110CoveredT265,T262,T272
111CoveredT5,T13,T16

 LINE       6757
 EXPRESSION (addr_hit[21] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T1,T6
110CoveredT262,T273,T278
111CoveredT25,T11,T26

 LINE       6763
 EXPRESSION (addr_hit[22] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T1,T3
110CoveredT266,T281,T282
111CoveredT25,T11,T26

 LINE       6769
 EXPRESSION (addr_hit[23] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T1,T3
110CoveredT262,T266,T276
111CoveredT25,T11,T26

 LINE       6775
 EXPRESSION (addr_hit[24] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT1,T3,T15
110CoveredT262,T266,T272
111CoveredT25,T11,T26

 LINE       6781
 EXPRESSION (addr_hit[25] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T6,T15
110CoveredT262,T266,T277
111CoveredT25,T11,T26

 LINE       6783
 EXPRESSION (addr_hit[26] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T15,T25
110CoveredT27,T262,T266
111CoveredT25,T11,T26

 LINE       6785
 EXPRESSION (addr_hit[27] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT6,T15,T25
110CoveredT272,T278,T283
111CoveredT25,T11,T26

 LINE       6787
 EXPRESSION (addr_hit[28] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT6,T15,T25
110CoveredT262,T272,T278
111CoveredT25,T11,T26

 LINE       6789
 EXPRESSION (addr_hit[29] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T1,T3
110CoveredT261,T265,T262
111CoveredT1,T3,T7

 LINE       6795
 EXPRESSION (addr_hit[30] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT1,T6,T3
110CoveredT262,T266,T282
111CoveredT1,T3,T25

 LINE       6801
 EXPRESSION (addr_hit[31] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T1,T6
110CoveredT261,T262,T266
111CoveredT1,T3,T25

 LINE       6807
 EXPRESSION (addr_hit[32] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT1,T3,T15
110CoveredT262,T272,T273
111CoveredT1,T3,T25

 LINE       6813
 EXPRESSION (addr_hit[33] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T1,T6
110CoveredT262,T272,T278
111CoveredT1,T3,T7

 LINE       6815
 EXPRESSION (addr_hit[34] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT1,T3,T15
110CoveredT262,T266,T272
111CoveredT1,T3,T25

 LINE       6817
 EXPRESSION (addr_hit[35] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T1,T6
110CoveredT266,T277,T284
111CoveredT1,T3,T25

 LINE       6819
 EXPRESSION (addr_hit[36] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T1,T6
110CoveredT262,T272,T271
111CoveredT1,T3,T25

 LINE       6821
 EXPRESSION (addr_hit[37] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T1,T3
110CoveredT262,T278,T285
111CoveredT1,T3,T7

 LINE       6826
 EXPRESSION (addr_hit[38] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T1,T3
110CoveredT262,T272,T273
111CoveredT1,T3,T25

 LINE       6831
 EXPRESSION (addr_hit[39] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT1,T6,T3
110CoveredT166,T262,T272
111CoveredT1,T3,T25

 LINE       6836
 EXPRESSION (addr_hit[40] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T1,T6
110CoveredT266,T276,T272
111CoveredT1,T3,T25

 LINE       6841
 EXPRESSION (addr_hit[41] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T1,T3
110CoveredT271,T273,T278
111CoveredT1,T3,T7

 LINE       6850
 EXPRESSION (addr_hit[42] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT5,T1,T6
101CoveredT5,T6,T2
110CoveredT260,T262,T266
111CoveredT2,T4,T8

 LINE       7105
 EXPRESSION (reg_busy_sel | shadow_busy)
             ------1-----   -----2-----
-1--2-StatusTests
00CoveredT5,T1,T6
01Unreachable
10CoveredT5,T1,T6
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%