Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.70 99.29 96.38 100.00 96.15 98.74 99.42 93.92


Total test records in report: 920
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T354 /workspace/coverage/default/35.sysrst_ctrl_combo_detect_with_pre_cond.3256635632 Jul 23 05:41:59 PM PDT 24 Jul 23 05:44:11 PM PDT 24 54951998471 ps
T287 /workspace/coverage/default/6.sysrst_ctrl_stress_all_with_rand_reset.3361460083 Jul 23 05:39:32 PM PDT 24 Jul 23 05:42:37 PM PDT 24 73399863929 ps
T211 /workspace/coverage/default/25.sysrst_ctrl_combo_detect.3561857314 Jul 23 05:41:07 PM PDT 24 Jul 23 05:42:32 PM PDT 24 129047678674 ps
T598 /workspace/coverage/default/25.sysrst_ctrl_in_out_inverted.3537880732 Jul 23 05:41:10 PM PDT 24 Jul 23 05:41:19 PM PDT 24 2468895562 ps
T599 /workspace/coverage/default/8.sysrst_ctrl_pin_override_test.1714782042 Jul 23 05:39:44 PM PDT 24 Jul 23 05:39:52 PM PDT 24 2511910158 ps
T600 /workspace/coverage/default/49.sysrst_ctrl_pin_override_test.1998438614 Jul 23 05:42:52 PM PDT 24 Jul 23 05:42:56 PM PDT 24 2528047451 ps
T601 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.826724157 Jul 23 05:39:18 PM PDT 24 Jul 23 05:39:23 PM PDT 24 2615628359 ps
T602 /workspace/coverage/default/23.sysrst_ctrl_combo_detect_with_pre_cond.3054617668 Jul 23 05:41:00 PM PDT 24 Jul 23 05:41:17 PM PDT 24 48183662669 ps
T90 /workspace/coverage/default/6.sysrst_ctrl_stress_all.3839416757 Jul 23 05:39:32 PM PDT 24 Jul 23 05:42:12 PM PDT 24 256974881647 ps
T603 /workspace/coverage/default/27.sysrst_ctrl_smoke.17199941 Jul 23 05:41:16 PM PDT 24 Jul 23 05:41:23 PM PDT 24 2112904859 ps
T604 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.3312172899 Jul 23 05:43:00 PM PDT 24 Jul 23 05:43:43 PM PDT 24 83602220675 ps
T605 /workspace/coverage/default/24.sysrst_ctrl_auto_blk_key_output.1933985539 Jul 23 05:41:06 PM PDT 24 Jul 23 05:41:11 PM PDT 24 3594271159 ps
T606 /workspace/coverage/default/27.sysrst_ctrl_ultra_low_pwr.4143782768 Jul 23 05:41:22 PM PDT 24 Jul 23 05:41:25 PM PDT 24 2540466306 ps
T607 /workspace/coverage/default/19.sysrst_ctrl_pin_override_test.3565880962 Jul 23 05:40:43 PM PDT 24 Jul 23 05:40:50 PM PDT 24 2511844528 ps
T608 /workspace/coverage/default/24.sysrst_ctrl_smoke.4218642507 Jul 23 05:41:01 PM PDT 24 Jul 23 05:41:06 PM PDT 24 2119728528 ps
T326 /workspace/coverage/default/77.sysrst_ctrl_combo_detect_with_pre_cond.1568230422 Jul 23 05:42:55 PM PDT 24 Jul 23 05:44:32 PM PDT 24 118026663316 ps
T609 /workspace/coverage/default/29.sysrst_ctrl_smoke.189527361 Jul 23 05:41:29 PM PDT 24 Jul 23 05:41:33 PM PDT 24 2117080118 ps
T610 /workspace/coverage/default/39.sysrst_ctrl_edge_detect.4213086422 Jul 23 05:42:18 PM PDT 24 Jul 23 05:42:21 PM PDT 24 4930204219 ps
T611 /workspace/coverage/default/32.sysrst_ctrl_in_out_inverted.1959410227 Jul 23 05:41:38 PM PDT 24 Jul 23 05:41:47 PM PDT 24 2456051869 ps
T112 /workspace/coverage/default/42.sysrst_ctrl_ultra_low_pwr.2928402705 Jul 23 05:42:22 PM PDT 24 Jul 23 05:42:30 PM PDT 24 5667024315 ps
T612 /workspace/coverage/default/28.sysrst_ctrl_alert_test.269752766 Jul 23 05:41:28 PM PDT 24 Jul 23 05:41:32 PM PDT 24 2022710257 ps
T613 /workspace/coverage/default/34.sysrst_ctrl_ec_pwr_on_rst.2294292539 Jul 23 05:41:50 PM PDT 24 Jul 23 05:41:56 PM PDT 24 5533614114 ps
T315 /workspace/coverage/default/33.sysrst_ctrl_combo_detect.3544412431 Jul 23 05:41:43 PM PDT 24 Jul 23 05:42:17 PM PDT 24 53875843234 ps
T614 /workspace/coverage/default/22.sysrst_ctrl_pin_access_test.255134501 Jul 23 05:40:52 PM PDT 24 Jul 23 05:40:55 PM PDT 24 2286706182 ps
T615 /workspace/coverage/default/0.sysrst_ctrl_alert_test.1853882085 Jul 23 05:38:40 PM PDT 24 Jul 23 05:38:42 PM PDT 24 2062183168 ps
T616 /workspace/coverage/default/34.sysrst_ctrl_auto_blk_key_output.4031516228 Jul 23 05:41:51 PM PDT 24 Jul 23 05:42:01 PM PDT 24 3297022752 ps
T617 /workspace/coverage/default/11.sysrst_ctrl_pin_override_test.4144050856 Jul 23 05:39:59 PM PDT 24 Jul 23 05:40:02 PM PDT 24 2523720770 ps
T618 /workspace/coverage/default/32.sysrst_ctrl_auto_blk_key_output.1718478712 Jul 23 05:41:44 PM PDT 24 Jul 23 05:41:56 PM PDT 24 3570295489 ps
T619 /workspace/coverage/default/36.sysrst_ctrl_pin_override_test.3225549247 Jul 23 05:41:58 PM PDT 24 Jul 23 05:42:07 PM PDT 24 2511132752 ps
T620 /workspace/coverage/default/46.sysrst_ctrl_auto_blk_key_output.3864825511 Jul 23 05:42:33 PM PDT 24 Jul 23 05:42:38 PM PDT 24 3159583228 ps
T621 /workspace/coverage/default/46.sysrst_ctrl_combo_detect_with_pre_cond.3969965577 Jul 23 05:42:36 PM PDT 24 Jul 23 05:42:54 PM PDT 24 18349726641 ps
T622 /workspace/coverage/default/36.sysrst_ctrl_pin_access_test.4054766866 Jul 23 05:41:58 PM PDT 24 Jul 23 05:42:05 PM PDT 24 2086621444 ps
T623 /workspace/coverage/default/29.sysrst_ctrl_stress_all.4075192357 Jul 23 05:41:37 PM PDT 24 Jul 23 05:44:13 PM PDT 24 120399143556 ps
T624 /workspace/coverage/default/26.sysrst_ctrl_in_out_inverted.4057588303 Jul 23 05:41:15 PM PDT 24 Jul 23 05:41:17 PM PDT 24 2522982550 ps
T625 /workspace/coverage/default/32.sysrst_ctrl_ultra_low_pwr.2079142566 Jul 23 05:41:45 PM PDT 24 Jul 23 05:41:56 PM PDT 24 8601285312 ps
T626 /workspace/coverage/default/38.sysrst_ctrl_alert_test.2412986544 Jul 23 05:42:14 PM PDT 24 Jul 23 05:42:22 PM PDT 24 2013599434 ps
T627 /workspace/coverage/default/38.sysrst_ctrl_stress_all_with_rand_reset.3373544267 Jul 23 05:42:06 PM PDT 24 Jul 23 05:44:28 PM PDT 24 57170408523 ps
T628 /workspace/coverage/default/10.sysrst_ctrl_stress_all.3584418150 Jul 23 05:39:56 PM PDT 24 Jul 23 05:40:30 PM PDT 24 14206909232 ps
T249 /workspace/coverage/default/37.sysrst_ctrl_stress_all_with_rand_reset.1078905542 Jul 23 05:42:05 PM PDT 24 Jul 23 05:42:38 PM PDT 24 52745780039 ps
T323 /workspace/coverage/default/5.sysrst_ctrl_stress_all.3241202973 Jul 23 05:39:25 PM PDT 24 Jul 23 05:40:18 PM PDT 24 86993529957 ps
T91 /workspace/coverage/default/8.sysrst_ctrl_stress_all_with_rand_reset.1007186805 Jul 23 05:39:45 PM PDT 24 Jul 23 05:41:02 PM PDT 24 29836116901 ps
T629 /workspace/coverage/default/8.sysrst_ctrl_auto_blk_key_output.758580943 Jul 23 05:39:41 PM PDT 24 Jul 23 05:39:50 PM PDT 24 3547461242 ps
T630 /workspace/coverage/default/15.sysrst_ctrl_combo_detect.3319677220 Jul 23 05:40:22 PM PDT 24 Jul 23 05:42:01 PM PDT 24 78357233646 ps
T631 /workspace/coverage/default/8.sysrst_ctrl_alert_test.1521593412 Jul 23 05:39:50 PM PDT 24 Jul 23 05:39:54 PM PDT 24 2024807642 ps
T632 /workspace/coverage/default/7.sysrst_ctrl_alert_test.1197722394 Jul 23 05:39:43 PM PDT 24 Jul 23 05:39:49 PM PDT 24 2015556255 ps
T633 /workspace/coverage/default/23.sysrst_ctrl_ec_pwr_on_rst.293860955 Jul 23 05:41:01 PM PDT 24 Jul 23 05:41:05 PM PDT 24 3396560401 ps
T634 /workspace/coverage/default/47.sysrst_ctrl_auto_blk_key_output.2893850595 Jul 23 05:42:40 PM PDT 24 Jul 23 05:42:51 PM PDT 24 3480543856 ps
T635 /workspace/coverage/default/36.sysrst_ctrl_edge_detect.1844656644 Jul 23 05:41:59 PM PDT 24 Jul 23 05:42:01 PM PDT 24 4968831371 ps
T636 /workspace/coverage/default/0.sysrst_ctrl_pin_override_test.4123362758 Jul 23 05:38:22 PM PDT 24 Jul 23 05:38:30 PM PDT 24 2511954747 ps
T637 /workspace/coverage/default/5.sysrst_ctrl_alert_test.2612900663 Jul 23 05:39:24 PM PDT 24 Jul 23 05:39:31 PM PDT 24 2009901751 ps
T638 /workspace/coverage/default/26.sysrst_ctrl_combo_detect_with_pre_cond.1148777123 Jul 23 05:41:14 PM PDT 24 Jul 23 05:43:18 PM PDT 24 45938462145 ps
T639 /workspace/coverage/default/49.sysrst_ctrl_pin_access_test.940870312 Jul 23 05:42:48 PM PDT 24 Jul 23 05:42:50 PM PDT 24 2185570212 ps
T640 /workspace/coverage/default/25.sysrst_ctrl_pin_access_test.915148021 Jul 23 05:41:12 PM PDT 24 Jul 23 05:41:15 PM PDT 24 2186078809 ps
T641 /workspace/coverage/default/86.sysrst_ctrl_combo_detect_with_pre_cond.3831351066 Jul 23 05:43:01 PM PDT 24 Jul 23 05:48:38 PM PDT 24 129186594640 ps
T319 /workspace/coverage/default/7.sysrst_ctrl_combo_detect.2244534047 Jul 23 05:39:36 PM PDT 24 Jul 23 05:42:29 PM PDT 24 130360655420 ps
T642 /workspace/coverage/default/36.sysrst_ctrl_stress_all.70193205 Jul 23 05:41:59 PM PDT 24 Jul 23 05:42:08 PM PDT 24 14305565248 ps
T643 /workspace/coverage/default/17.sysrst_ctrl_ec_pwr_on_rst.430837623 Jul 23 05:40:29 PM PDT 24 Jul 23 05:40:33 PM PDT 24 3464046559 ps
T212 /workspace/coverage/default/14.sysrst_ctrl_combo_detect.3258017023 Jul 23 05:40:18 PM PDT 24 Jul 23 05:45:37 PM PDT 24 122792356244 ps
T266 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.3299308242 Jul 23 05:38:40 PM PDT 24 Jul 23 05:39:38 PM PDT 24 22014289930 ps
T644 /workspace/coverage/default/31.sysrst_ctrl_in_out_inverted.1246708014 Jul 23 05:41:38 PM PDT 24 Jul 23 05:41:46 PM PDT 24 2458531893 ps
T645 /workspace/coverage/default/24.sysrst_ctrl_edge_detect.2539402290 Jul 23 05:41:09 PM PDT 24 Jul 23 05:41:13 PM PDT 24 3088542133 ps
T646 /workspace/coverage/default/40.sysrst_ctrl_auto_blk_key_output.1526953684 Jul 23 05:42:13 PM PDT 24 Jul 23 05:44:43 PM PDT 24 225033973960 ps
T179 /workspace/coverage/default/45.sysrst_ctrl_stress_all.3345065761 Jul 23 05:42:35 PM PDT 24 Jul 23 05:42:44 PM PDT 24 11074289101 ps
T647 /workspace/coverage/default/12.sysrst_ctrl_smoke.958811840 Jul 23 05:40:06 PM PDT 24 Jul 23 05:40:13 PM PDT 24 2113052445 ps
T648 /workspace/coverage/default/25.sysrst_ctrl_flash_wr_prot_out.436585041 Jul 23 05:41:11 PM PDT 24 Jul 23 05:41:14 PM PDT 24 2627193165 ps
T649 /workspace/coverage/default/5.sysrst_ctrl_ec_pwr_on_rst.4123844359 Jul 23 05:39:23 PM PDT 24 Jul 23 05:39:25 PM PDT 24 4633993406 ps
T650 /workspace/coverage/default/31.sysrst_ctrl_pin_access_test.3588704559 Jul 23 05:41:35 PM PDT 24 Jul 23 05:41:37 PM PDT 24 2236059843 ps
T651 /workspace/coverage/default/6.sysrst_ctrl_pin_override_test.2050549804 Jul 23 05:39:32 PM PDT 24 Jul 23 05:39:40 PM PDT 24 2509165555 ps
T652 /workspace/coverage/default/44.sysrst_ctrl_pin_access_test.1610633255 Jul 23 05:42:28 PM PDT 24 Jul 23 05:42:32 PM PDT 24 2062941592 ps
T653 /workspace/coverage/default/22.sysrst_ctrl_alert_test.519004403 Jul 23 05:40:54 PM PDT 24 Jul 23 05:40:57 PM PDT 24 2026279438 ps
T351 /workspace/coverage/default/2.sysrst_ctrl_stress_all_with_rand_reset.3845935154 Jul 23 05:38:57 PM PDT 24 Jul 23 05:39:36 PM PDT 24 31034173313 ps
T654 /workspace/coverage/default/45.sysrst_ctrl_alert_test.1869190661 Jul 23 05:42:36 PM PDT 24 Jul 23 05:42:40 PM PDT 24 2020370520 ps
T655 /workspace/coverage/default/27.sysrst_ctrl_auto_blk_key_output.1902549889 Jul 23 05:41:24 PM PDT 24 Jul 23 05:41:28 PM PDT 24 3776147636 ps
T656 /workspace/coverage/default/48.sysrst_ctrl_ultra_low_pwr.1530607183 Jul 23 05:42:51 PM PDT 24 Jul 23 05:42:53 PM PDT 24 6560338569 ps
T657 /workspace/coverage/default/48.sysrst_ctrl_edge_detect.4257823974 Jul 23 05:42:47 PM PDT 24 Jul 23 05:42:51 PM PDT 24 3754525726 ps
T658 /workspace/coverage/default/10.sysrst_ctrl_ec_pwr_on_rst.576583529 Jul 23 05:39:53 PM PDT 24 Jul 23 05:40:07 PM PDT 24 5061438886 ps
T659 /workspace/coverage/default/43.sysrst_ctrl_smoke.2453690086 Jul 23 05:42:27 PM PDT 24 Jul 23 05:42:33 PM PDT 24 2118203276 ps
T660 /workspace/coverage/default/31.sysrst_ctrl_smoke.1372229445 Jul 23 05:41:35 PM PDT 24 Jul 23 05:41:43 PM PDT 24 2108311844 ps
T661 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.2139000601 Jul 23 05:42:28 PM PDT 24 Jul 23 05:44:00 PM PDT 24 35083974857 ps
T662 /workspace/coverage/default/35.sysrst_ctrl_smoke.3454603915 Jul 23 05:41:50 PM PDT 24 Jul 23 05:41:54 PM PDT 24 2135528339 ps
T663 /workspace/coverage/default/20.sysrst_ctrl_in_out_inverted.1630655978 Jul 23 05:40:47 PM PDT 24 Jul 23 05:40:51 PM PDT 24 2461171249 ps
T664 /workspace/coverage/default/13.sysrst_ctrl_edge_detect.423868822 Jul 23 05:40:09 PM PDT 24 Jul 23 05:40:16 PM PDT 24 3214180904 ps
T665 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.2730748187 Jul 23 05:41:35 PM PDT 24 Jul 23 05:41:43 PM PDT 24 2509276710 ps
T338 /workspace/coverage/default/22.sysrst_ctrl_combo_detect_with_pre_cond.1262318778 Jul 23 05:40:52 PM PDT 24 Jul 23 05:44:58 PM PDT 24 205762462653 ps
T666 /workspace/coverage/default/21.sysrst_ctrl_flash_wr_prot_out.1770231233 Jul 23 05:40:54 PM PDT 24 Jul 23 05:40:57 PM PDT 24 2632907136 ps
T353 /workspace/coverage/default/6.sysrst_ctrl_combo_detect_with_pre_cond.2557267629 Jul 23 05:39:30 PM PDT 24 Jul 23 05:42:01 PM PDT 24 73234179701 ps
T667 /workspace/coverage/default/9.sysrst_ctrl_flash_wr_prot_out.3354542565 Jul 23 05:39:48 PM PDT 24 Jul 23 05:39:54 PM PDT 24 2614116295 ps
T349 /workspace/coverage/default/48.sysrst_ctrl_combo_detect.1164123302 Jul 23 05:42:47 PM PDT 24 Jul 23 05:43:52 PM PDT 24 99474244702 ps
T92 /workspace/coverage/default/48.sysrst_ctrl_stress_all.1515548400 Jul 23 05:42:52 PM PDT 24 Jul 23 05:43:33 PM PDT 24 94003594922 ps
T668 /workspace/coverage/default/22.sysrst_ctrl_edge_detect.2768536472 Jul 23 05:40:56 PM PDT 24 Jul 23 05:41:00 PM PDT 24 5466346230 ps
T669 /workspace/coverage/default/3.sysrst_ctrl_ec_pwr_on_rst.1908454968 Jul 23 05:39:04 PM PDT 24 Jul 23 05:39:10 PM PDT 24 3575503751 ps
T157 /workspace/coverage/default/2.sysrst_ctrl_edge_detect.4196369328 Jul 23 05:38:52 PM PDT 24 Jul 23 05:39:00 PM PDT 24 2742745524 ps
T670 /workspace/coverage/default/5.sysrst_ctrl_edge_detect.3016439947 Jul 23 05:39:24 PM PDT 24 Jul 23 05:45:04 PM PDT 24 458138355421 ps
T671 /workspace/coverage/default/18.sysrst_ctrl_auto_blk_key_output.260766268 Jul 23 05:40:35 PM PDT 24 Jul 23 05:40:44 PM PDT 24 3196275961 ps
T672 /workspace/coverage/default/2.sysrst_ctrl_in_out_inverted.3384455171 Jul 23 05:38:43 PM PDT 24 Jul 23 05:38:47 PM PDT 24 2470499642 ps
T673 /workspace/coverage/default/41.sysrst_ctrl_flash_wr_prot_out.527537038 Jul 23 05:42:23 PM PDT 24 Jul 23 05:42:31 PM PDT 24 2612970545 ps
T674 /workspace/coverage/default/21.sysrst_ctrl_smoke.3543541132 Jul 23 05:40:47 PM PDT 24 Jul 23 05:40:54 PM PDT 24 2113114538 ps
T675 /workspace/coverage/default/41.sysrst_ctrl_in_out_inverted.725813012 Jul 23 05:42:13 PM PDT 24 Jul 23 05:42:17 PM PDT 24 2463069409 ps
T676 /workspace/coverage/default/24.sysrst_ctrl_pin_access_test.2487501814 Jul 23 05:41:00 PM PDT 24 Jul 23 05:41:08 PM PDT 24 2080484496 ps
T677 /workspace/coverage/default/41.sysrst_ctrl_pin_access_test.2889562623 Jul 23 05:42:16 PM PDT 24 Jul 23 05:42:19 PM PDT 24 2202573766 ps
T678 /workspace/coverage/default/45.sysrst_ctrl_auto_blk_key_output.641539637 Jul 23 05:42:33 PM PDT 24 Jul 23 05:42:44 PM PDT 24 3670242253 ps
T327 /workspace/coverage/default/61.sysrst_ctrl_combo_detect_with_pre_cond.2110509558 Jul 23 05:42:57 PM PDT 24 Jul 23 05:43:55 PM PDT 24 83203877980 ps
T167 /workspace/coverage/default/29.sysrst_ctrl_edge_detect.2998693448 Jul 23 05:41:31 PM PDT 24 Jul 23 05:41:46 PM PDT 24 5902589227 ps
T169 /workspace/coverage/default/9.sysrst_ctrl_stress_all.3872599195 Jul 23 05:39:55 PM PDT 24 Jul 23 05:42:11 PM PDT 24 108235835891 ps
T170 /workspace/coverage/default/15.sysrst_ctrl_flash_wr_prot_out.2479741218 Jul 23 05:40:17 PM PDT 24 Jul 23 05:40:20 PM PDT 24 2628630626 ps
T171 /workspace/coverage/default/43.sysrst_ctrl_combo_detect_with_pre_cond.3374366842 Jul 23 05:42:27 PM PDT 24 Jul 23 05:42:51 PM PDT 24 44294992258 ps
T172 /workspace/coverage/default/59.sysrst_ctrl_combo_detect_with_pre_cond.1633145693 Jul 23 05:43:02 PM PDT 24 Jul 23 05:44:07 PM PDT 24 45327200716 ps
T173 /workspace/coverage/default/1.sysrst_ctrl_pin_access_test.505093139 Jul 23 05:38:39 PM PDT 24 Jul 23 05:38:41 PM PDT 24 2260789605 ps
T174 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_with_pre_cond.2204445169 Jul 23 05:38:59 PM PDT 24 Jul 23 05:39:10 PM PDT 24 24012807272 ps
T175 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.3720599016 Jul 23 05:39:09 PM PDT 24 Jul 23 05:39:12 PM PDT 24 2355933494 ps
T176 /workspace/coverage/default/27.sysrst_ctrl_stress_all.4152975173 Jul 23 05:41:24 PM PDT 24 Jul 23 05:41:37 PM PDT 24 14698566137 ps
T177 /workspace/coverage/default/25.sysrst_ctrl_alert_test.3868786577 Jul 23 05:41:06 PM PDT 24 Jul 23 05:41:09 PM PDT 24 2139136100 ps
T679 /workspace/coverage/default/43.sysrst_ctrl_ultra_low_pwr.358569674 Jul 23 05:42:30 PM PDT 24 Jul 23 05:44:49 PM PDT 24 1829480331648 ps
T328 /workspace/coverage/default/76.sysrst_ctrl_combo_detect_with_pre_cond.709377263 Jul 23 05:42:55 PM PDT 24 Jul 23 05:49:08 PM PDT 24 137981833961 ps
T680 /workspace/coverage/default/40.sysrst_ctrl_in_out_inverted.2579513886 Jul 23 05:42:14 PM PDT 24 Jul 23 05:42:18 PM PDT 24 2492600240 ps
T681 /workspace/coverage/default/11.sysrst_ctrl_auto_blk_key_output.628236497 Jul 23 05:40:03 PM PDT 24 Jul 23 05:40:06 PM PDT 24 3421963211 ps
T682 /workspace/coverage/default/31.sysrst_ctrl_auto_blk_key_output.600065806 Jul 23 05:41:36 PM PDT 24 Jul 23 05:41:46 PM PDT 24 3508222384 ps
T683 /workspace/coverage/default/36.sysrst_ctrl_ultra_low_pwr.578793590 Jul 23 05:42:00 PM PDT 24 Jul 23 05:42:03 PM PDT 24 2662850781 ps
T684 /workspace/coverage/default/43.sysrst_ctrl_edge_detect.751139046 Jul 23 05:42:27 PM PDT 24 Jul 23 05:42:34 PM PDT 24 4901800711 ps
T685 /workspace/coverage/default/22.sysrst_ctrl_in_out_inverted.2317889925 Jul 23 05:40:54 PM PDT 24 Jul 23 05:41:02 PM PDT 24 2466656234 ps
T686 /workspace/coverage/default/35.sysrst_ctrl_stress_all.98525708 Jul 23 05:42:00 PM PDT 24 Jul 23 05:43:54 PM PDT 24 88448042449 ps
T687 /workspace/coverage/default/49.sysrst_ctrl_ec_pwr_on_rst.3955979503 Jul 23 05:42:49 PM PDT 24 Jul 23 05:42:52 PM PDT 24 2751629594 ps
T688 /workspace/coverage/default/24.sysrst_ctrl_combo_detect_with_pre_cond.929224306 Jul 23 05:41:12 PM PDT 24 Jul 23 05:41:30 PM PDT 24 27099547853 ps
T689 /workspace/coverage/default/16.sysrst_ctrl_alert_test.3080550957 Jul 23 05:40:28 PM PDT 24 Jul 23 05:40:32 PM PDT 24 2014936636 ps
T690 /workspace/coverage/default/2.sysrst_ctrl_pin_access_test.3680998414 Jul 23 05:38:52 PM PDT 24 Jul 23 05:38:56 PM PDT 24 2156618739 ps
T691 /workspace/coverage/default/12.sysrst_ctrl_flash_wr_prot_out.1912831776 Jul 23 05:40:06 PM PDT 24 Jul 23 05:40:15 PM PDT 24 2613517282 ps
T692 /workspace/coverage/default/13.sysrst_ctrl_pin_access_test.2188503510 Jul 23 05:40:11 PM PDT 24 Jul 23 05:40:14 PM PDT 24 2286001937 ps
T693 /workspace/coverage/default/45.sysrst_ctrl_flash_wr_prot_out.2123404247 Jul 23 05:42:34 PM PDT 24 Jul 23 05:42:38 PM PDT 24 2636721063 ps
T694 /workspace/coverage/default/37.sysrst_ctrl_combo_detect_with_pre_cond.1845832419 Jul 23 05:42:07 PM PDT 24 Jul 23 05:42:25 PM PDT 24 25599928257 ps
T695 /workspace/coverage/default/48.sysrst_ctrl_pin_override_test.162383321 Jul 23 05:42:40 PM PDT 24 Jul 23 05:42:46 PM PDT 24 2514126484 ps
T283 /workspace/coverage/default/1.sysrst_ctrl_stress_all_with_rand_reset.1724179323 Jul 23 05:38:45 PM PDT 24 Jul 23 05:39:15 PM PDT 24 49164343755 ps
T696 /workspace/coverage/default/10.sysrst_ctrl_alert_test.644285828 Jul 23 05:40:03 PM PDT 24 Jul 23 05:40:05 PM PDT 24 2084613286 ps
T697 /workspace/coverage/default/12.sysrst_ctrl_auto_blk_key_output.3178212230 Jul 23 05:40:05 PM PDT 24 Jul 23 05:40:16 PM PDT 24 3505948528 ps
T698 /workspace/coverage/default/12.sysrst_ctrl_edge_detect.1367766288 Jul 23 05:40:05 PM PDT 24 Jul 23 05:40:09 PM PDT 24 3897349572 ps
T699 /workspace/coverage/default/18.sysrst_ctrl_combo_detect_with_pre_cond.1570301175 Jul 23 05:40:34 PM PDT 24 Jul 23 05:41:53 PM PDT 24 28328868897 ps
T700 /workspace/coverage/default/3.sysrst_ctrl_auto_blk_key_output.1187215553 Jul 23 05:39:04 PM PDT 24 Jul 23 05:39:10 PM PDT 24 3449503981 ps
T701 /workspace/coverage/default/7.sysrst_ctrl_pin_access_test.2394329426 Jul 23 05:39:35 PM PDT 24 Jul 23 05:39:38 PM PDT 24 2246073603 ps
T702 /workspace/coverage/default/35.sysrst_ctrl_flash_wr_prot_out.2397066434 Jul 23 05:41:52 PM PDT 24 Jul 23 05:42:00 PM PDT 24 2612541503 ps
T703 /workspace/coverage/default/10.sysrst_ctrl_edge_detect.1009498905 Jul 23 05:39:53 PM PDT 24 Jul 23 05:42:49 PM PDT 24 898398211555 ps
T213 /workspace/coverage/default/49.sysrst_ctrl_stress_all.1147489144 Jul 23 05:42:54 PM PDT 24 Jul 23 05:43:40 PM PDT 24 75952057904 ps
T704 /workspace/coverage/default/3.sysrst_ctrl_pin_override_test.2660037505 Jul 23 05:39:06 PM PDT 24 Jul 23 05:39:08 PM PDT 24 2540267608 ps
T705 /workspace/coverage/default/39.sysrst_ctrl_flash_wr_prot_out.1368749873 Jul 23 05:42:15 PM PDT 24 Jul 23 05:42:20 PM PDT 24 2620515740 ps
T706 /workspace/coverage/default/82.sysrst_ctrl_combo_detect_with_pre_cond.3072934348 Jul 23 05:43:01 PM PDT 24 Jul 23 05:46:01 PM PDT 24 75943169772 ps
T329 /workspace/coverage/default/71.sysrst_ctrl_combo_detect_with_pre_cond.3088227408 Jul 23 05:42:56 PM PDT 24 Jul 23 05:48:41 PM PDT 24 158416280900 ps
T235 /workspace/coverage/default/33.sysrst_ctrl_combo_detect_with_pre_cond.460558138 Jul 23 05:41:44 PM PDT 24 Jul 23 05:43:09 PM PDT 24 32756263349 ps
T707 /workspace/coverage/default/15.sysrst_ctrl_alert_test.2389680551 Jul 23 05:40:23 PM PDT 24 Jul 23 05:40:30 PM PDT 24 2013080313 ps
T708 /workspace/coverage/default/20.sysrst_ctrl_alert_test.2651902994 Jul 23 05:40:49 PM PDT 24 Jul 23 05:40:56 PM PDT 24 2012447462 ps
T709 /workspace/coverage/default/36.sysrst_ctrl_smoke.2382575006 Jul 23 05:42:00 PM PDT 24 Jul 23 05:42:05 PM PDT 24 2122713032 ps
T710 /workspace/coverage/default/47.sysrst_ctrl_pin_override_test.4067794483 Jul 23 05:42:39 PM PDT 24 Jul 23 05:42:48 PM PDT 24 2511295677 ps
T339 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_with_pre_cond.1025751604 Jul 23 05:39:09 PM PDT 24 Jul 23 05:39:47 PM PDT 24 107295751818 ps
T711 /workspace/coverage/default/49.sysrst_ctrl_edge_detect.1303307109 Jul 23 05:42:46 PM PDT 24 Jul 23 05:42:50 PM PDT 24 3602399309 ps
T712 /workspace/coverage/default/58.sysrst_ctrl_combo_detect_with_pre_cond.4017261640 Jul 23 05:43:02 PM PDT 24 Jul 23 05:45:03 PM PDT 24 49018753219 ps
T713 /workspace/coverage/default/34.sysrst_ctrl_pin_access_test.529073903 Jul 23 05:41:51 PM PDT 24 Jul 23 05:41:58 PM PDT 24 2145334788 ps
T714 /workspace/coverage/default/28.sysrst_ctrl_auto_blk_key_output.2850122713 Jul 23 05:41:23 PM PDT 24 Jul 23 05:41:33 PM PDT 24 3547355220 ps
T715 /workspace/coverage/default/44.sysrst_ctrl_combo_detect_with_pre_cond.419536537 Jul 23 05:42:36 PM PDT 24 Jul 23 05:43:48 PM PDT 24 87202157103 ps
T716 /workspace/coverage/default/1.sysrst_ctrl_smoke.3575783330 Jul 23 05:38:38 PM PDT 24 Jul 23 05:38:41 PM PDT 24 2127297092 ps
T93 /workspace/coverage/default/16.sysrst_ctrl_stress_all_with_rand_reset.142936766 Jul 23 05:40:28 PM PDT 24 Jul 23 05:41:23 PM PDT 24 83563351021 ps
T717 /workspace/coverage/default/45.sysrst_ctrl_in_out_inverted.1093161432 Jul 23 05:42:35 PM PDT 24 Jul 23 05:42:37 PM PDT 24 2575173364 ps
T718 /workspace/coverage/default/46.sysrst_ctrl_stress_all.804710505 Jul 23 05:42:38 PM PDT 24 Jul 23 05:42:44 PM PDT 24 13387107560 ps
T719 /workspace/coverage/default/27.sysrst_ctrl_edge_detect.2906846558 Jul 23 05:41:22 PM PDT 24 Jul 23 05:41:24 PM PDT 24 4222792320 ps
T720 /workspace/coverage/default/41.sysrst_ctrl_ultra_low_pwr.2940269249 Jul 23 05:42:22 PM PDT 24 Jul 23 05:42:26 PM PDT 24 10770315235 ps
T721 /workspace/coverage/default/16.sysrst_ctrl_edge_detect.1012459900 Jul 23 05:40:27 PM PDT 24 Jul 23 05:40:41 PM PDT 24 4980179811 ps
T124 /workspace/coverage/default/38.sysrst_ctrl_ultra_low_pwr.2523286916 Jul 23 05:42:10 PM PDT 24 Jul 23 05:42:17 PM PDT 24 4715102038 ps
T722 /workspace/coverage/default/28.sysrst_ctrl_edge_detect.3109376390 Jul 23 05:41:38 PM PDT 24 Jul 23 05:41:44 PM PDT 24 2952550458 ps
T723 /workspace/coverage/default/46.sysrst_ctrl_ultra_low_pwr.1087441154 Jul 23 05:42:33 PM PDT 24 Jul 23 05:42:36 PM PDT 24 7872209943 ps
T724 /workspace/coverage/default/0.sysrst_ctrl_flash_wr_prot_out.2695709728 Jul 23 05:38:23 PM PDT 24 Jul 23 05:38:26 PM PDT 24 2639223123 ps
T113 /workspace/coverage/default/35.sysrst_ctrl_stress_all_with_rand_reset.3968967593 Jul 23 05:41:59 PM PDT 24 Jul 23 05:43:37 PM PDT 24 240604407160 ps
T725 /workspace/coverage/default/37.sysrst_ctrl_combo_detect.653970517 Jul 23 05:42:04 PM PDT 24 Jul 23 05:43:44 PM PDT 24 37736905362 ps
T726 /workspace/coverage/default/41.sysrst_ctrl_alert_test.825976913 Jul 23 05:42:22 PM PDT 24 Jul 23 05:42:25 PM PDT 24 2018063438 ps
T727 /workspace/coverage/default/1.sysrst_ctrl_auto_blk_key_output.1475048851 Jul 23 05:38:38 PM PDT 24 Jul 23 05:38:41 PM PDT 24 3390045064 ps
T728 /workspace/coverage/default/31.sysrst_ctrl_ultra_low_pwr.1618850987 Jul 23 05:41:36 PM PDT 24 Jul 23 05:41:44 PM PDT 24 3179921651 ps
T168 /workspace/coverage/default/25.sysrst_ctrl_stress_all_with_rand_reset.3856942294 Jul 23 05:41:08 PM PDT 24 Jul 23 05:44:00 PM PDT 24 71623851477 ps
T729 /workspace/coverage/default/30.sysrst_ctrl_pin_access_test.2209412716 Jul 23 05:41:28 PM PDT 24 Jul 23 05:41:30 PM PDT 24 2087652916 ps
T267 /workspace/coverage/default/4.sysrst_ctrl_sec_cm.2210649717 Jul 23 05:39:25 PM PDT 24 Jul 23 05:40:26 PM PDT 24 22009886203 ps
T730 /workspace/coverage/default/39.sysrst_ctrl_ultra_low_pwr.446753288 Jul 23 05:42:13 PM PDT 24 Jul 23 05:42:16 PM PDT 24 3749381011 ps
T114 /workspace/coverage/default/14.sysrst_ctrl_stress_all_with_rand_reset.2827132516 Jul 23 05:40:17 PM PDT 24 Jul 23 05:42:01 PM PDT 24 165898903936 ps
T128 /workspace/coverage/default/19.sysrst_ctrl_ultra_low_pwr.4108169946 Jul 23 05:40:46 PM PDT 24 Jul 23 05:40:54 PM PDT 24 8520743922 ps
T731 /workspace/coverage/default/25.sysrst_ctrl_ultra_low_pwr.580916284 Jul 23 05:41:09 PM PDT 24 Jul 23 05:41:17 PM PDT 24 3289135094 ps
T732 /workspace/coverage/default/1.sysrst_ctrl_in_out_inverted.3945426906 Jul 23 05:38:37 PM PDT 24 Jul 23 05:38:42 PM PDT 24 2459792705 ps
T733 /workspace/coverage/default/14.sysrst_ctrl_auto_blk_key_output.589517998 Jul 23 05:40:18 PM PDT 24 Jul 23 05:40:28 PM PDT 24 3055638393 ps
T204 /workspace/coverage/default/36.sysrst_ctrl_combo_detect_with_pre_cond.2521378335 Jul 23 05:41:59 PM PDT 24 Jul 23 05:42:41 PM PDT 24 64984578025 ps
T734 /workspace/coverage/default/42.sysrst_ctrl_combo_detect.2806985224 Jul 23 05:42:20 PM PDT 24 Jul 23 05:43:58 PM PDT 24 38258358166 ps
T735 /workspace/coverage/default/29.sysrst_ctrl_ultra_low_pwr.3275354457 Jul 23 05:41:28 PM PDT 24 Jul 23 05:41:31 PM PDT 24 3688483978 ps
T736 /workspace/coverage/default/17.sysrst_ctrl_pin_access_test.3359322249 Jul 23 05:40:29 PM PDT 24 Jul 23 05:40:35 PM PDT 24 2066998111 ps
T737 /workspace/coverage/default/2.sysrst_ctrl_combo_detect.2339175310 Jul 23 05:38:53 PM PDT 24 Jul 23 05:40:54 PM PDT 24 94494911325 ps
T738 /workspace/coverage/default/10.sysrst_ctrl_stress_all_with_rand_reset.1721531937 Jul 23 05:39:53 PM PDT 24 Jul 23 05:41:02 PM PDT 24 28260658306 ps
T739 /workspace/coverage/default/42.sysrst_ctrl_pin_override_test.1431254782 Jul 23 05:42:26 PM PDT 24 Jul 23 05:42:33 PM PDT 24 2512766948 ps
T740 /workspace/coverage/default/42.sysrst_ctrl_edge_detect.3541087531 Jul 23 05:42:27 PM PDT 24 Jul 23 05:42:35 PM PDT 24 2766412531 ps
T741 /workspace/coverage/default/9.sysrst_ctrl_stress_all_with_rand_reset.2186448112 Jul 23 05:39:49 PM PDT 24 Jul 23 05:40:49 PM PDT 24 48503302574 ps
T742 /workspace/coverage/default/20.sysrst_ctrl_ultra_low_pwr.2062722279 Jul 23 05:40:47 PM PDT 24 Jul 23 05:40:50 PM PDT 24 5035361871 ps
T743 /workspace/coverage/default/0.sysrst_ctrl_ultra_low_pwr.186229239 Jul 23 05:38:36 PM PDT 24 Jul 23 05:38:38 PM PDT 24 5478067602 ps
T744 /workspace/coverage/default/44.sysrst_ctrl_auto_blk_key_output.1109439413 Jul 23 05:42:30 PM PDT 24 Jul 23 05:42:41 PM PDT 24 3492516591 ps
T745 /workspace/coverage/default/40.sysrst_ctrl_pin_access_test.4185210534 Jul 23 05:42:16 PM PDT 24 Jul 23 05:42:24 PM PDT 24 2211789079 ps
T318 /workspace/coverage/default/20.sysrst_ctrl_combo_detect.4099441182 Jul 23 05:40:45 PM PDT 24 Jul 23 05:42:57 PM PDT 24 197737495963 ps
T746 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.1844895382 Jul 23 05:41:14 PM PDT 24 Jul 23 05:41:22 PM PDT 24 2613780361 ps
T747 /workspace/coverage/default/14.sysrst_ctrl_in_out_inverted.2703107512 Jul 23 05:40:10 PM PDT 24 Jul 23 05:40:18 PM PDT 24 2450542429 ps
T748 /workspace/coverage/default/22.sysrst_ctrl_ultra_low_pwr.2225547921 Jul 23 05:40:55 PM PDT 24 Jul 23 05:41:06 PM PDT 24 866399774948 ps
T749 /workspace/coverage/default/29.sysrst_ctrl_auto_blk_key_output.3401203871 Jul 23 05:41:32 PM PDT 24 Jul 23 05:41:37 PM PDT 24 3520688086 ps
T750 /workspace/coverage/default/56.sysrst_ctrl_combo_detect_with_pre_cond.3144874552 Jul 23 05:42:55 PM PDT 24 Jul 23 05:44:04 PM PDT 24 53672948725 ps
T751 /workspace/coverage/default/13.sysrst_ctrl_flash_wr_prot_out.3318466637 Jul 23 05:40:10 PM PDT 24 Jul 23 05:40:19 PM PDT 24 2608806128 ps
T752 /workspace/coverage/default/28.sysrst_ctrl_smoke.945177931 Jul 23 05:41:24 PM PDT 24 Jul 23 05:41:27 PM PDT 24 2135338762 ps
T753 /workspace/coverage/default/39.sysrst_ctrl_in_out_inverted.1916411050 Jul 23 05:42:14 PM PDT 24 Jul 23 05:42:18 PM PDT 24 2477450674 ps
T754 /workspace/coverage/default/12.sysrst_ctrl_stress_all.3816749346 Jul 23 05:40:06 PM PDT 24 Jul 23 05:44:13 PM PDT 24 188145008236 ps
T755 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.1921678750 Jul 23 05:38:37 PM PDT 24 Jul 23 05:39:30 PM PDT 24 72142689977 ps
T756 /workspace/coverage/default/13.sysrst_ctrl_ec_pwr_on_rst.2008086359 Jul 23 05:40:11 PM PDT 24 Jul 23 05:40:15 PM PDT 24 2979372768 ps
T757 /workspace/coverage/default/18.sysrst_ctrl_stress_all.711989673 Jul 23 05:40:46 PM PDT 24 Jul 23 05:41:04 PM PDT 24 15728287027 ps
T758 /workspace/coverage/default/51.sysrst_ctrl_combo_detect_with_pre_cond.2229253912 Jul 23 05:42:56 PM PDT 24 Jul 23 05:43:35 PM PDT 24 26338692492 ps
T759 /workspace/coverage/default/5.sysrst_ctrl_combo_detect.3674382285 Jul 23 05:39:24 PM PDT 24 Jul 23 05:40:29 PM PDT 24 91604839011 ps
T760 /workspace/coverage/default/2.sysrst_ctrl_ec_pwr_on_rst.2796444598 Jul 23 05:38:51 PM PDT 24 Jul 23 05:38:59 PM PDT 24 2521722916 ps
T761 /workspace/coverage/default/37.sysrst_ctrl_flash_wr_prot_out.848686631 Jul 23 05:41:59 PM PDT 24 Jul 23 05:42:08 PM PDT 24 2612090823 ps
T762 /workspace/coverage/default/6.sysrst_ctrl_auto_blk_key_output.360594646 Jul 23 05:39:29 PM PDT 24 Jul 23 05:52:07 PM PDT 24 301406591844 ps
T763 /workspace/coverage/default/9.sysrst_ctrl_pin_override_test.3950418590 Jul 23 05:39:48 PM PDT 24 Jul 23 05:39:57 PM PDT 24 2511773110 ps
T764 /workspace/coverage/default/36.sysrst_ctrl_combo_detect.1738433907 Jul 23 05:41:58 PM PDT 24 Jul 23 05:44:31 PM PDT 24 227935170039 ps
T765 /workspace/coverage/default/43.sysrst_ctrl_pin_access_test.911312412 Jul 23 05:42:27 PM PDT 24 Jul 23 05:42:34 PM PDT 24 2110346227 ps
T766 /workspace/coverage/default/20.sysrst_ctrl_flash_wr_prot_out.3215193059 Jul 23 05:40:47 PM PDT 24 Jul 23 05:40:56 PM PDT 24 2612038394 ps
T767 /workspace/coverage/default/25.sysrst_ctrl_ec_pwr_on_rst.3363993978 Jul 23 05:41:07 PM PDT 24 Jul 23 05:41:19 PM PDT 24 3578506275 ps
T768 /workspace/coverage/default/16.sysrst_ctrl_combo_detect_with_pre_cond.3660962595 Jul 23 05:40:29 PM PDT 24 Jul 23 05:40:39 PM PDT 24 27890651471 ps
T769 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst.1628013535 Jul 23 05:38:20 PM PDT 24 Jul 23 05:38:23 PM PDT 24 2415814937 ps
T355 /workspace/coverage/default/25.sysrst_ctrl_combo_detect_with_pre_cond.4244751562 Jul 23 05:41:06 PM PDT 24 Jul 23 05:43:23 PM PDT 24 114261809098 ps
T770 /workspace/coverage/default/30.sysrst_ctrl_flash_wr_prot_out.2545770665 Jul 23 05:41:29 PM PDT 24 Jul 23 05:41:38 PM PDT 24 2610746503 ps
T771 /workspace/coverage/default/21.sysrst_ctrl_auto_blk_key_output.801784613 Jul 23 05:40:53 PM PDT 24 Jul 23 05:41:04 PM PDT 24 3750914833 ps
T772 /workspace/coverage/default/4.sysrst_ctrl_in_out_inverted.316811672 Jul 23 05:39:08 PM PDT 24 Jul 23 05:39:13 PM PDT 24 2465374566 ps
T231 /workspace/coverage/default/48.sysrst_ctrl_combo_detect_with_pre_cond.2990409235 Jul 23 05:42:47 PM PDT 24 Jul 23 05:44:20 PM PDT 24 36764402073 ps
T773 /workspace/coverage/default/75.sysrst_ctrl_combo_detect_with_pre_cond.3845449773 Jul 23 05:42:55 PM PDT 24 Jul 23 05:43:09 PM PDT 24 26370901345 ps
T774 /workspace/coverage/default/38.sysrst_ctrl_combo_detect_with_pre_cond.824826188 Jul 23 05:42:06 PM PDT 24 Jul 23 05:49:05 PM PDT 24 168783582155 ps
T775 /workspace/coverage/default/1.sysrst_ctrl_edge_detect.2411381172 Jul 23 05:38:38 PM PDT 24 Jul 23 05:38:41 PM PDT 24 3126959632 ps
T776 /workspace/coverage/default/14.sysrst_ctrl_smoke.3423231144 Jul 23 05:40:10 PM PDT 24 Jul 23 05:40:13 PM PDT 24 2127118438 ps
T777 /workspace/coverage/default/18.sysrst_ctrl_pin_access_test.3043296154 Jul 23 05:40:37 PM PDT 24 Jul 23 05:40:41 PM PDT 24 2195641576 ps
T352 /workspace/coverage/default/9.sysrst_ctrl_combo_detect_with_pre_cond.844953251 Jul 23 05:39:48 PM PDT 24 Jul 23 05:40:36 PM PDT 24 115894677967 ps
T778 /workspace/coverage/default/11.sysrst_ctrl_ultra_low_pwr.2145663262 Jul 23 05:39:59 PM PDT 24 Jul 23 05:40:03 PM PDT 24 5108296830 ps
T779 /workspace/coverage/default/21.sysrst_ctrl_in_out_inverted.78792633 Jul 23 05:40:49 PM PDT 24 Jul 23 05:40:53 PM PDT 24 2456944995 ps
T780 /workspace/coverage/default/37.sysrst_ctrl_pin_access_test.1646285742 Jul 23 05:42:04 PM PDT 24 Jul 23 05:42:07 PM PDT 24 2061129233 ps
T781 /workspace/coverage/default/31.sysrst_ctrl_ec_pwr_on_rst.3078640498 Jul 23 05:41:38 PM PDT 24 Jul 23 05:41:45 PM PDT 24 2466607127 ps
T782 /workspace/coverage/default/22.sysrst_ctrl_combo_detect.2558047239 Jul 23 05:40:55 PM PDT 24 Jul 23 05:41:33 PM PDT 24 77603164569 ps
T783 /workspace/coverage/default/47.sysrst_ctrl_combo_detect_with_pre_cond.2064369822 Jul 23 05:42:41 PM PDT 24 Jul 23 05:44:47 PM PDT 24 44677280217 ps
T325 /workspace/coverage/default/70.sysrst_ctrl_combo_detect_with_pre_cond.581542979 Jul 23 05:42:58 PM PDT 24 Jul 23 05:44:14 PM PDT 24 106939199882 ps
T784 /workspace/coverage/default/27.sysrst_ctrl_in_out_inverted.4195212283 Jul 23 05:41:14 PM PDT 24 Jul 23 05:41:16 PM PDT 24 2485070039 ps
T237 /workspace/coverage/default/21.sysrst_ctrl_combo_detect.3095977315 Jul 23 05:40:57 PM PDT 24 Jul 23 05:41:56 PM PDT 24 22231713941 ps
T785 /workspace/coverage/default/35.sysrst_ctrl_pin_override_test.1463450085 Jul 23 05:41:54 PM PDT 24 Jul 23 05:41:58 PM PDT 24 2536678376 ps
T786 /workspace/coverage/default/30.sysrst_ctrl_alert_test.870487243 Jul 23 05:41:29 PM PDT 24 Jul 23 05:41:33 PM PDT 24 2019053976 ps
T115 /workspace/coverage/default/28.sysrst_ctrl_stress_all_with_rand_reset.3688091253 Jul 23 05:41:29 PM PDT 24 Jul 23 05:42:53 PM PDT 24 130506402887 ps
T787 /workspace/coverage/default/23.sysrst_ctrl_pin_access_test.3764221720 Jul 23 05:41:00 PM PDT 24 Jul 23 05:41:04 PM PDT 24 2253377323 ps
T336 /workspace/coverage/default/68.sysrst_ctrl_combo_detect_with_pre_cond.2600618927 Jul 23 05:43:02 PM PDT 24 Jul 23 05:44:04 PM PDT 24 98954375410 ps
T788 /workspace/coverage/default/46.sysrst_ctrl_flash_wr_prot_out.1504950875 Jul 23 05:42:34 PM PDT 24 Jul 23 05:42:37 PM PDT 24 2633866323 ps
T789 /workspace/coverage/default/26.sysrst_ctrl_alert_test.1785394126 Jul 23 05:41:14 PM PDT 24 Jul 23 05:41:17 PM PDT 24 2035710748 ps
T790 /workspace/coverage/default/34.sysrst_ctrl_edge_detect.1196993006 Jul 23 05:41:50 PM PDT 24 Jul 23 05:41:54 PM PDT 24 3074669019 ps
T791 /workspace/coverage/default/32.sysrst_ctrl_combo_detect_with_pre_cond.3102461919 Jul 23 05:41:44 PM PDT 24 Jul 23 05:42:04 PM PDT 24 26354727543 ps
T792 /workspace/coverage/default/24.sysrst_ctrl_stress_all.2048604970 Jul 23 05:41:08 PM PDT 24 Jul 23 05:41:49 PM PDT 24 14287365752 ps
T793 /workspace/coverage/default/0.sysrst_ctrl_smoke.3071809976 Jul 23 05:38:22 PM PDT 24 Jul 23 05:38:25 PM PDT 24 2125992275 ps
T794 /workspace/coverage/default/11.sysrst_ctrl_combo_detect.3107574886 Jul 23 05:39:57 PM PDT 24 Jul 23 05:41:15 PM PDT 24 124915843302 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%