Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.53 98.84 96.81 100.00 97.44 98.34 99.61 91.68


Total test records in report: 911
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T444 /workspace/coverage/default/3.sysrst_ctrl_pin_access_test.3120956867 Aug 04 04:39:21 PM PDT 24 Aug 04 04:39:22 PM PDT 24 2152560059 ps
T312 /workspace/coverage/default/37.sysrst_ctrl_pin_override_test.980780039 Aug 04 04:40:36 PM PDT 24 Aug 04 04:40:44 PM PDT 24 2512561210 ps
T368 /workspace/coverage/default/54.sysrst_ctrl_combo_detect_with_pre_cond.1747881610 Aug 04 04:41:01 PM PDT 24 Aug 04 04:45:20 PM PDT 24 112694386515 ps
T445 /workspace/coverage/default/26.sysrst_ctrl_flash_wr_prot_out.2135584659 Aug 04 04:40:16 PM PDT 24 Aug 04 04:40:19 PM PDT 24 2634735824 ps
T313 /workspace/coverage/default/16.sysrst_ctrl_pin_override_test.2191314333 Aug 04 04:40:02 PM PDT 24 Aug 04 04:40:06 PM PDT 24 2519047757 ps
T446 /workspace/coverage/default/48.sysrst_ctrl_in_out_inverted.3580260338 Aug 04 04:41:04 PM PDT 24 Aug 04 04:41:08 PM PDT 24 2455881147 ps
T447 /workspace/coverage/default/22.sysrst_ctrl_alert_test.1550975891 Aug 04 04:40:11 PM PDT 24 Aug 04 04:40:13 PM PDT 24 2041662473 ps
T448 /workspace/coverage/default/22.sysrst_ctrl_pin_override_test.4084589382 Aug 04 04:39:58 PM PDT 24 Aug 04 04:40:02 PM PDT 24 2522434432 ps
T449 /workspace/coverage/default/10.sysrst_ctrl_ec_pwr_on_rst.4189213409 Aug 04 04:40:02 PM PDT 24 Aug 04 04:40:04 PM PDT 24 5506073898 ps
T450 /workspace/coverage/default/30.sysrst_ctrl_alert_test.1202819839 Aug 04 04:40:17 PM PDT 24 Aug 04 04:40:23 PM PDT 24 2013555382 ps
T308 /workspace/coverage/default/23.sysrst_ctrl_in_out_inverted.916124878 Aug 04 04:40:26 PM PDT 24 Aug 04 04:40:32 PM PDT 24 2472788435 ps
T451 /workspace/coverage/default/32.sysrst_ctrl_ultra_low_pwr.1885812839 Aug 04 04:40:19 PM PDT 24 Aug 04 04:46:44 PM PDT 24 2150853431344 ps
T452 /workspace/coverage/default/2.sysrst_ctrl_auto_blk_key_output.207463291 Aug 04 04:39:47 PM PDT 24 Aug 04 04:39:53 PM PDT 24 3978075537 ps
T453 /workspace/coverage/default/28.sysrst_ctrl_in_out_inverted.3799184076 Aug 04 04:40:25 PM PDT 24 Aug 04 04:40:30 PM PDT 24 2479098942 ps
T454 /workspace/coverage/default/42.sysrst_ctrl_ultra_low_pwr.2125062925 Aug 04 04:40:43 PM PDT 24 Aug 04 04:40:49 PM PDT 24 2888666044 ps
T364 /workspace/coverage/default/60.sysrst_ctrl_combo_detect_with_pre_cond.336737166 Aug 04 04:41:11 PM PDT 24 Aug 04 04:45:24 PM PDT 24 99278613604 ps
T455 /workspace/coverage/default/35.sysrst_ctrl_ultra_low_pwr.3437713852 Aug 04 04:40:28 PM PDT 24 Aug 04 04:40:35 PM PDT 24 5618698611 ps
T307 /workspace/coverage/default/47.sysrst_ctrl_edge_detect.3326576766 Aug 04 04:40:58 PM PDT 24 Aug 04 04:41:02 PM PDT 24 3427559774 ps
T456 /workspace/coverage/default/4.sysrst_ctrl_in_out_inverted.1250670308 Aug 04 04:39:26 PM PDT 24 Aug 04 04:39:29 PM PDT 24 2496112422 ps
T457 /workspace/coverage/default/19.sysrst_ctrl_edge_detect.2455245933 Aug 04 04:40:16 PM PDT 24 Aug 04 04:40:19 PM PDT 24 2822783827 ps
T458 /workspace/coverage/default/14.sysrst_ctrl_edge_detect.2023087481 Aug 04 04:39:45 PM PDT 24 Aug 04 04:39:47 PM PDT 24 3159030346 ps
T459 /workspace/coverage/default/20.sysrst_ctrl_ultra_low_pwr.2135616326 Aug 04 04:40:04 PM PDT 24 Aug 04 04:40:09 PM PDT 24 4563130767 ps
T271 /workspace/coverage/default/37.sysrst_ctrl_combo_detect.869538412 Aug 04 04:40:45 PM PDT 24 Aug 04 04:46:50 PM PDT 24 151779107660 ps
T96 /workspace/coverage/default/18.sysrst_ctrl_combo_detect.508976899 Aug 04 04:40:08 PM PDT 24 Aug 04 04:40:50 PM PDT 24 32727505451 ps
T346 /workspace/coverage/default/23.sysrst_ctrl_combo_detect.938257852 Aug 04 04:40:13 PM PDT 24 Aug 04 04:41:59 PM PDT 24 83215608268 ps
T315 /workspace/coverage/default/40.sysrst_ctrl_ultra_low_pwr.2703187934 Aug 04 04:40:51 PM PDT 24 Aug 04 04:40:58 PM PDT 24 7962053968 ps
T460 /workspace/coverage/default/2.sysrst_ctrl_flash_wr_prot_out.3756852326 Aug 04 04:39:20 PM PDT 24 Aug 04 04:39:24 PM PDT 24 2619645908 ps
T461 /workspace/coverage/default/0.sysrst_ctrl_alert_test.2620159212 Aug 04 04:39:23 PM PDT 24 Aug 04 04:39:26 PM PDT 24 2016306172 ps
T462 /workspace/coverage/default/35.sysrst_ctrl_smoke.1193080055 Aug 04 04:40:22 PM PDT 24 Aug 04 04:40:27 PM PDT 24 2111606260 ps
T156 /workspace/coverage/default/33.sysrst_ctrl_stress_all_with_rand_reset.2330858445 Aug 04 04:40:33 PM PDT 24 Aug 04 04:41:32 PM PDT 24 47041964696 ps
T320 /workspace/coverage/default/19.sysrst_ctrl_smoke.325402134 Aug 04 04:40:02 PM PDT 24 Aug 04 04:40:08 PM PDT 24 2112346255 ps
T166 /workspace/coverage/default/34.sysrst_ctrl_edge_detect.1736448535 Aug 04 04:40:29 PM PDT 24 Aug 04 04:40:32 PM PDT 24 4413005978 ps
T321 /workspace/coverage/default/4.sysrst_ctrl_ec_pwr_on_rst.3994488443 Aug 04 04:39:47 PM PDT 24 Aug 04 04:39:50 PM PDT 24 2479847680 ps
T322 /workspace/coverage/default/19.sysrst_ctrl_ultra_low_pwr.3990500755 Aug 04 04:39:56 PM PDT 24 Aug 04 04:40:03 PM PDT 24 4572614975 ps
T85 /workspace/coverage/default/49.sysrst_ctrl_ultra_low_pwr.500265618 Aug 04 04:41:12 PM PDT 24 Aug 04 04:41:21 PM PDT 24 593859396985 ps
T323 /workspace/coverage/default/1.sysrst_ctrl_flash_wr_prot_out.3415526190 Aug 04 04:39:22 PM PDT 24 Aug 04 04:39:27 PM PDT 24 2612171671 ps
T324 /workspace/coverage/default/7.sysrst_ctrl_in_out_inverted.981110447 Aug 04 04:39:36 PM PDT 24 Aug 04 04:39:43 PM PDT 24 2463115525 ps
T249 /workspace/coverage/default/41.sysrst_ctrl_combo_detect_with_pre_cond.2299502064 Aug 04 04:40:55 PM PDT 24 Aug 04 04:41:26 PM PDT 24 23841164037 ps
T97 /workspace/coverage/default/39.sysrst_ctrl_stress_all.2060408369 Aug 04 04:40:37 PM PDT 24 Aug 04 04:45:42 PM PDT 24 120497411883 ps
T463 /workspace/coverage/default/36.sysrst_ctrl_pin_override_test.1798740115 Aug 04 04:40:28 PM PDT 24 Aug 04 04:40:30 PM PDT 24 2531836242 ps
T272 /workspace/coverage/default/17.sysrst_ctrl_combo_detect.2696145967 Aug 04 04:40:06 PM PDT 24 Aug 04 04:43:34 PM PDT 24 167134867325 ps
T192 /workspace/coverage/default/48.sysrst_ctrl_edge_detect.1900361543 Aug 04 04:41:07 PM PDT 24 Aug 04 04:41:09 PM PDT 24 3237001756 ps
T464 /workspace/coverage/default/41.sysrst_ctrl_auto_blk_key_output.3353594040 Aug 04 04:40:53 PM PDT 24 Aug 04 04:40:55 PM PDT 24 3333486908 ps
T197 /workspace/coverage/default/27.sysrst_ctrl_edge_detect.3403663242 Aug 04 04:40:22 PM PDT 24 Aug 04 04:40:25 PM PDT 24 3122532805 ps
T301 /workspace/coverage/default/25.sysrst_ctrl_auto_blk_key_output.651198675 Aug 04 04:40:21 PM PDT 24 Aug 04 04:44:58 PM PDT 24 109795284708 ps
T365 /workspace/coverage/default/44.sysrst_ctrl_combo_detect_with_pre_cond.2501886852 Aug 04 04:41:08 PM PDT 24 Aug 04 04:42:37 PM PDT 24 72360993228 ps
T465 /workspace/coverage/default/3.sysrst_ctrl_auto_blk_key_output.2684101614 Aug 04 04:39:28 PM PDT 24 Aug 04 04:39:30 PM PDT 24 3570586577 ps
T157 /workspace/coverage/default/22.sysrst_ctrl_edge_detect.951941506 Aug 04 04:40:20 PM PDT 24 Aug 04 04:40:23 PM PDT 24 3295881355 ps
T377 /workspace/coverage/default/66.sysrst_ctrl_combo_detect_with_pre_cond.842851237 Aug 04 04:41:10 PM PDT 24 Aug 04 04:44:26 PM PDT 24 74540002656 ps
T466 /workspace/coverage/default/22.sysrst_ctrl_ec_pwr_on_rst.2995909353 Aug 04 04:40:11 PM PDT 24 Aug 04 04:40:23 PM PDT 24 4252867109 ps
T467 /workspace/coverage/default/4.sysrst_ctrl_auto_blk_key_output.2191490125 Aug 04 04:39:25 PM PDT 24 Aug 04 04:39:28 PM PDT 24 3539971826 ps
T468 /workspace/coverage/default/4.sysrst_ctrl_stress_all.1290622556 Aug 04 04:39:36 PM PDT 24 Aug 04 04:39:44 PM PDT 24 10172732815 ps
T248 /workspace/coverage/default/19.sysrst_ctrl_combo_detect_with_pre_cond.1969656795 Aug 04 04:40:01 PM PDT 24 Aug 04 04:42:12 PM PDT 24 51057374649 ps
T168 /workspace/coverage/default/44.sysrst_ctrl_stress_all.2470346546 Aug 04 04:40:49 PM PDT 24 Aug 04 04:40:52 PM PDT 24 12911457084 ps
T469 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.3883842152 Aug 04 04:39:24 PM PDT 24 Aug 04 04:39:31 PM PDT 24 2524930068 ps
T80 /workspace/coverage/default/5.sysrst_ctrl_stress_all_with_rand_reset.3432243068 Aug 04 04:39:26 PM PDT 24 Aug 04 04:40:29 PM PDT 24 512624198199 ps
T470 /workspace/coverage/default/34.sysrst_ctrl_pin_override_test.72420769 Aug 04 04:40:31 PM PDT 24 Aug 04 04:40:33 PM PDT 24 2524802952 ps
T471 /workspace/coverage/default/27.sysrst_ctrl_alert_test.3859105793 Aug 04 04:41:00 PM PDT 24 Aug 04 04:41:05 PM PDT 24 2013605208 ps
T372 /workspace/coverage/default/15.sysrst_ctrl_combo_detect_with_pre_cond.3219807024 Aug 04 04:39:48 PM PDT 24 Aug 04 04:40:45 PM PDT 24 121112949434 ps
T378 /workspace/coverage/default/40.sysrst_ctrl_combo_detect.4106803272 Aug 04 04:40:48 PM PDT 24 Aug 04 04:41:21 PM PDT 24 44352346362 ps
T472 /workspace/coverage/default/44.sysrst_ctrl_auto_blk_key_output.2772429069 Aug 04 04:40:59 PM PDT 24 Aug 04 04:41:08 PM PDT 24 3512070243 ps
T376 /workspace/coverage/default/27.sysrst_ctrl_combo_detect.2480294629 Aug 04 04:40:27 PM PDT 24 Aug 04 04:41:45 PM PDT 24 129487417808 ps
T473 /workspace/coverage/default/14.sysrst_ctrl_ec_pwr_on_rst.2033469510 Aug 04 04:39:54 PM PDT 24 Aug 04 04:40:04 PM PDT 24 3812562626 ps
T309 /workspace/coverage/default/40.sysrst_ctrl_in_out_inverted.2739939701 Aug 04 04:40:50 PM PDT 24 Aug 04 04:40:54 PM PDT 24 2477455025 ps
T352 /workspace/coverage/default/29.sysrst_ctrl_combo_detect.4033618070 Aug 04 04:40:14 PM PDT 24 Aug 04 04:41:25 PM PDT 24 116571482885 ps
T474 /workspace/coverage/default/56.sysrst_ctrl_combo_detect_with_pre_cond.1883888135 Aug 04 04:41:09 PM PDT 24 Aug 04 04:42:16 PM PDT 24 26333039015 ps
T265 /workspace/coverage/default/13.sysrst_ctrl_combo_detect.137349474 Aug 04 04:39:46 PM PDT 24 Aug 04 04:41:26 PM PDT 24 104958801428 ps
T475 /workspace/coverage/default/12.sysrst_ctrl_smoke.1229205515 Aug 04 04:39:44 PM PDT 24 Aug 04 04:39:48 PM PDT 24 2113575252 ps
T476 /workspace/coverage/default/44.sysrst_ctrl_smoke.4084107177 Aug 04 04:40:54 PM PDT 24 Aug 04 04:40:55 PM PDT 24 2215955330 ps
T310 /workspace/coverage/default/16.sysrst_ctrl_in_out_inverted.1185314939 Aug 04 04:40:03 PM PDT 24 Aug 04 04:40:07 PM PDT 24 2472051096 ps
T477 /workspace/coverage/default/47.sysrst_ctrl_pin_access_test.2836142160 Aug 04 04:40:57 PM PDT 24 Aug 04 04:41:00 PM PDT 24 2145878208 ps
T81 /workspace/coverage/default/40.sysrst_ctrl_stress_all.2238845133 Aug 04 04:40:33 PM PDT 24 Aug 04 04:41:11 PM PDT 24 14630968976 ps
T478 /workspace/coverage/default/25.sysrst_ctrl_flash_wr_prot_out.3888186024 Aug 04 04:40:04 PM PDT 24 Aug 04 04:40:06 PM PDT 24 2639014538 ps
T278 /workspace/coverage/default/2.sysrst_ctrl_sec_cm.3037354627 Aug 04 04:39:22 PM PDT 24 Aug 04 04:39:36 PM PDT 24 22059994224 ps
T379 /workspace/coverage/default/84.sysrst_ctrl_combo_detect_with_pre_cond.910123821 Aug 04 04:41:03 PM PDT 24 Aug 04 04:43:15 PM PDT 24 99654094365 ps
T479 /workspace/coverage/default/47.sysrst_ctrl_flash_wr_prot_out.3177108048 Aug 04 04:41:05 PM PDT 24 Aug 04 04:41:12 PM PDT 24 2610690544 ps
T98 /workspace/coverage/default/34.sysrst_ctrl_stress_all.3259547567 Aug 04 04:40:19 PM PDT 24 Aug 04 04:41:33 PM PDT 24 112775623261 ps
T480 /workspace/coverage/default/6.sysrst_ctrl_smoke.674054011 Aug 04 04:39:23 PM PDT 24 Aug 04 04:39:25 PM PDT 24 2136541444 ps
T304 /workspace/coverage/default/7.sysrst_ctrl_stress_all_with_rand_reset.3860663494 Aug 04 04:39:24 PM PDT 24 Aug 04 04:40:01 PM PDT 24 28045148548 ps
T181 /workspace/coverage/default/47.sysrst_ctrl_stress_all_with_rand_reset.4114856569 Aug 04 04:41:05 PM PDT 24 Aug 04 04:42:45 PM PDT 24 46976343466 ps
T481 /workspace/coverage/default/49.sysrst_ctrl_flash_wr_prot_out.306688562 Aug 04 04:41:02 PM PDT 24 Aug 04 04:41:03 PM PDT 24 2744947317 ps
T482 /workspace/coverage/default/7.sysrst_ctrl_ultra_low_pwr.2753771047 Aug 04 04:39:31 PM PDT 24 Aug 04 04:39:38 PM PDT 24 4757057311 ps
T366 /workspace/coverage/default/87.sysrst_ctrl_combo_detect_with_pre_cond.551660962 Aug 04 04:41:00 PM PDT 24 Aug 04 04:41:50 PM PDT 24 73110555407 ps
T250 /workspace/coverage/default/58.sysrst_ctrl_combo_detect_with_pre_cond.4293671096 Aug 04 04:40:55 PM PDT 24 Aug 04 04:41:09 PM PDT 24 24612100030 ps
T483 /workspace/coverage/default/13.sysrst_ctrl_in_out_inverted.2730825641 Aug 04 04:39:42 PM PDT 24 Aug 04 04:39:46 PM PDT 24 2499526912 ps
T273 /workspace/coverage/default/3.sysrst_ctrl_combo_detect.3144557827 Aug 04 04:39:51 PM PDT 24 Aug 04 04:42:00 PM PDT 24 99902885733 ps
T279 /workspace/coverage/default/1.sysrst_ctrl_sec_cm.4155857483 Aug 04 04:39:29 PM PDT 24 Aug 04 04:41:11 PM PDT 24 42012857160 ps
T293 /workspace/coverage/default/3.sysrst_ctrl_sec_cm.3982397779 Aug 04 04:39:33 PM PDT 24 Aug 04 04:40:07 PM PDT 24 22014843364 ps
T484 /workspace/coverage/default/34.sysrst_ctrl_alert_test.589233494 Aug 04 04:40:20 PM PDT 24 Aug 04 04:40:24 PM PDT 24 2015518919 ps
T485 /workspace/coverage/default/20.sysrst_ctrl_combo_detect_with_pre_cond.3554976568 Aug 04 04:39:58 PM PDT 24 Aug 04 04:40:14 PM PDT 24 23840899149 ps
T486 /workspace/coverage/default/34.sysrst_ctrl_auto_blk_key_output.815156117 Aug 04 04:40:26 PM PDT 24 Aug 04 04:40:29 PM PDT 24 3670192680 ps
T487 /workspace/coverage/default/21.sysrst_ctrl_auto_blk_key_output.31302321 Aug 04 04:40:03 PM PDT 24 Aug 04 04:44:34 PM PDT 24 112826140920 ps
T488 /workspace/coverage/default/48.sysrst_ctrl_smoke.722544201 Aug 04 04:41:01 PM PDT 24 Aug 04 04:41:02 PM PDT 24 2206952774 ps
T489 /workspace/coverage/default/36.sysrst_ctrl_in_out_inverted.617637596 Aug 04 04:40:29 PM PDT 24 Aug 04 04:40:37 PM PDT 24 2486119807 ps
T490 /workspace/coverage/default/30.sysrst_ctrl_in_out_inverted.2176128194 Aug 04 04:40:16 PM PDT 24 Aug 04 04:40:18 PM PDT 24 2543459016 ps
T491 /workspace/coverage/default/26.sysrst_ctrl_combo_detect_with_pre_cond.2877688883 Aug 04 04:40:17 PM PDT 24 Aug 04 04:40:34 PM PDT 24 25343781839 ps
T492 /workspace/coverage/default/44.sysrst_ctrl_flash_wr_prot_out.2678590447 Aug 04 04:40:54 PM PDT 24 Aug 04 04:40:58 PM PDT 24 2614513938 ps
T493 /workspace/coverage/default/37.sysrst_ctrl_alert_test.3968690695 Aug 04 04:40:38 PM PDT 24 Aug 04 04:40:40 PM PDT 24 2059829501 ps
T160 /workspace/coverage/default/42.sysrst_ctrl_stress_all.1788725090 Aug 04 04:40:51 PM PDT 24 Aug 04 04:52:55 PM PDT 24 1113122853905 ps
T193 /workspace/coverage/default/19.sysrst_ctrl_stress_all_with_rand_reset.4225280937 Aug 04 04:40:09 PM PDT 24 Aug 04 04:41:10 PM PDT 24 55957127365 ps
T494 /workspace/coverage/default/16.sysrst_ctrl_pin_access_test.1208411515 Aug 04 04:39:48 PM PDT 24 Aug 04 04:39:49 PM PDT 24 2171513076 ps
T495 /workspace/coverage/default/5.sysrst_ctrl_alert_test.659733481 Aug 04 04:39:21 PM PDT 24 Aug 04 04:39:23 PM PDT 24 2042938087 ps
T496 /workspace/coverage/default/30.sysrst_ctrl_ec_pwr_on_rst.321681777 Aug 04 04:40:25 PM PDT 24 Aug 04 04:40:28 PM PDT 24 3591941919 ps
T99 /workspace/coverage/default/36.sysrst_ctrl_auto_blk_key_output.1491754008 Aug 04 04:40:33 PM PDT 24 Aug 04 04:42:16 PM PDT 24 195293092409 ps
T497 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.2878716751 Aug 04 04:40:57 PM PDT 24 Aug 04 04:42:08 PM PDT 24 27333127410 ps
T498 /workspace/coverage/default/17.sysrst_ctrl_smoke.1118944213 Aug 04 04:40:05 PM PDT 24 Aug 04 04:40:07 PM PDT 24 2119844482 ps
T194 /workspace/coverage/default/29.sysrst_ctrl_stress_all_with_rand_reset.113571707 Aug 04 04:40:25 PM PDT 24 Aug 04 04:41:22 PM PDT 24 22590882926 ps
T499 /workspace/coverage/default/13.sysrst_ctrl_pin_override_test.3356955481 Aug 04 04:39:46 PM PDT 24 Aug 04 04:39:58 PM PDT 24 2511245570 ps
T500 /workspace/coverage/default/41.sysrst_ctrl_in_out_inverted.1803568455 Aug 04 04:40:45 PM PDT 24 Aug 04 04:40:53 PM PDT 24 2461233893 ps
T501 /workspace/coverage/default/10.sysrst_ctrl_flash_wr_prot_out.1037064375 Aug 04 04:39:40 PM PDT 24 Aug 04 04:39:47 PM PDT 24 2608233803 ps
T502 /workspace/coverage/default/6.sysrst_ctrl_ec_pwr_on_rst.3899004469 Aug 04 04:39:38 PM PDT 24 Aug 04 04:39:44 PM PDT 24 4683218945 ps
T503 /workspace/coverage/default/48.sysrst_ctrl_pin_access_test.3120997605 Aug 04 04:41:03 PM PDT 24 Aug 04 04:41:05 PM PDT 24 2073782441 ps
T504 /workspace/coverage/default/27.sysrst_ctrl_ultra_low_pwr.3733776295 Aug 04 04:40:11 PM PDT 24 Aug 04 04:40:13 PM PDT 24 7740937164 ps
T161 /workspace/coverage/default/22.sysrst_ctrl_stress_all.240138201 Aug 04 04:40:00 PM PDT 24 Aug 04 04:41:10 PM PDT 24 108050329656 ps
T505 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.2646333914 Aug 04 04:39:53 PM PDT 24 Aug 04 04:39:57 PM PDT 24 2456324257 ps
T506 /workspace/coverage/default/23.sysrst_ctrl_smoke.2990421271 Aug 04 04:40:04 PM PDT 24 Aug 04 04:40:08 PM PDT 24 2120706932 ps
T507 /workspace/coverage/default/45.sysrst_ctrl_pin_access_test.1184584770 Aug 04 04:40:54 PM PDT 24 Aug 04 04:40:57 PM PDT 24 2271813901 ps
T252 /workspace/coverage/default/50.sysrst_ctrl_combo_detect_with_pre_cond.1923463065 Aug 04 04:41:10 PM PDT 24 Aug 04 04:46:53 PM PDT 24 134427795997 ps
T508 /workspace/coverage/default/17.sysrst_ctrl_alert_test.2914623748 Aug 04 04:40:08 PM PDT 24 Aug 04 04:40:10 PM PDT 24 2043480732 ps
T509 /workspace/coverage/default/29.sysrst_ctrl_ec_pwr_on_rst.1665124235 Aug 04 04:40:15 PM PDT 24 Aug 04 04:40:18 PM PDT 24 4176511173 ps
T510 /workspace/coverage/default/29.sysrst_ctrl_flash_wr_prot_out.2494535169 Aug 04 04:40:23 PM PDT 24 Aug 04 04:40:31 PM PDT 24 2615054279 ps
T511 /workspace/coverage/default/15.sysrst_ctrl_ultra_low_pwr.510617697 Aug 04 04:39:58 PM PDT 24 Aug 04 04:40:05 PM PDT 24 2880577771 ps
T512 /workspace/coverage/default/19.sysrst_ctrl_pin_access_test.1962883566 Aug 04 04:40:10 PM PDT 24 Aug 04 04:40:12 PM PDT 24 2251777599 ps
T162 /workspace/coverage/default/29.sysrst_ctrl_stress_all.897660001 Aug 04 04:40:14 PM PDT 24 Aug 04 04:40:22 PM PDT 24 12508411993 ps
T367 /workspace/coverage/default/35.sysrst_ctrl_combo_detect_with_pre_cond.3702017927 Aug 04 04:40:42 PM PDT 24 Aug 04 04:43:38 PM PDT 24 129744132260 ps
T513 /workspace/coverage/default/34.sysrst_ctrl_pin_access_test.2309394515 Aug 04 04:40:30 PM PDT 24 Aug 04 04:40:36 PM PDT 24 2125387279 ps
T514 /workspace/coverage/default/25.sysrst_ctrl_pin_override_test.1771203121 Aug 04 04:40:17 PM PDT 24 Aug 04 04:40:25 PM PDT 24 2511199848 ps
T515 /workspace/coverage/default/46.sysrst_ctrl_pin_access_test.1489618937 Aug 04 04:41:00 PM PDT 24 Aug 04 04:41:06 PM PDT 24 2021749074 ps
T178 /workspace/coverage/default/10.sysrst_ctrl_edge_detect.1587865784 Aug 04 04:39:56 PM PDT 24 Aug 04 04:40:06 PM PDT 24 4987220759 ps
T183 /workspace/coverage/default/30.sysrst_ctrl_flash_wr_prot_out.884974457 Aug 04 04:40:11 PM PDT 24 Aug 04 04:40:18 PM PDT 24 2610307620 ps
T184 /workspace/coverage/default/27.sysrst_ctrl_stress_all_with_rand_reset.925406306 Aug 04 04:41:00 PM PDT 24 Aug 04 04:41:54 PM PDT 24 80792582613 ps
T185 /workspace/coverage/default/44.sysrst_ctrl_stress_all_with_rand_reset.4083549386 Aug 04 04:40:45 PM PDT 24 Aug 04 04:41:37 PM PDT 24 41466401388 ps
T186 /workspace/coverage/default/33.sysrst_ctrl_combo_detect_with_pre_cond.2061640866 Aug 04 04:40:27 PM PDT 24 Aug 04 04:40:38 PM PDT 24 26111395670 ps
T187 /workspace/coverage/default/33.sysrst_ctrl_pin_override_test.3622414367 Aug 04 04:40:29 PM PDT 24 Aug 04 04:40:33 PM PDT 24 2521382600 ps
T188 /workspace/coverage/default/26.sysrst_ctrl_pin_access_test.3853019753 Aug 04 04:40:11 PM PDT 24 Aug 04 04:40:14 PM PDT 24 2041337909 ps
T189 /workspace/coverage/default/41.sysrst_ctrl_alert_test.1597078393 Aug 04 04:40:43 PM PDT 24 Aug 04 04:40:49 PM PDT 24 2013510329 ps
T190 /workspace/coverage/default/14.sysrst_ctrl_flash_wr_prot_out.3003218773 Aug 04 04:39:47 PM PDT 24 Aug 04 04:39:50 PM PDT 24 2630466926 ps
T191 /workspace/coverage/default/10.sysrst_ctrl_pin_access_test.632988322 Aug 04 04:39:55 PM PDT 24 Aug 04 04:39:59 PM PDT 24 2212575690 ps
T266 /workspace/coverage/default/9.sysrst_ctrl_combo_detect.664779783 Aug 04 04:39:50 PM PDT 24 Aug 04 04:40:52 PM PDT 24 97628120458 ps
T516 /workspace/coverage/default/6.sysrst_ctrl_pin_override_test.920652336 Aug 04 04:39:36 PM PDT 24 Aug 04 04:39:43 PM PDT 24 2513522052 ps
T517 /workspace/coverage/default/18.sysrst_ctrl_in_out_inverted.1556426578 Aug 04 04:40:00 PM PDT 24 Aug 04 04:40:03 PM PDT 24 2491975564 ps
T518 /workspace/coverage/default/43.sysrst_ctrl_ultra_low_pwr.4282234849 Aug 04 04:40:39 PM PDT 24 Aug 04 04:40:41 PM PDT 24 4361718122 ps
T519 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst.3526830571 Aug 04 04:39:34 PM PDT 24 Aug 04 04:39:37 PM PDT 24 2431301908 ps
T520 /workspace/coverage/default/15.sysrst_ctrl_flash_wr_prot_out.2934193594 Aug 04 04:40:13 PM PDT 24 Aug 04 04:40:20 PM PDT 24 2610844150 ps
T100 /workspace/coverage/default/34.sysrst_ctrl_combo_detect.2107057669 Aug 04 04:40:25 PM PDT 24 Aug 04 04:42:09 PM PDT 24 76338989402 ps
T521 /workspace/coverage/default/43.sysrst_ctrl_in_out_inverted.4288436917 Aug 04 04:41:13 PM PDT 24 Aug 04 04:41:21 PM PDT 24 2438721855 ps
T522 /workspace/coverage/default/29.sysrst_ctrl_auto_blk_key_output.1248557731 Aug 04 04:40:18 PM PDT 24 Aug 04 04:40:20 PM PDT 24 3704921082 ps
T358 /workspace/coverage/default/83.sysrst_ctrl_combo_detect_with_pre_cond.2674898145 Aug 04 04:41:07 PM PDT 24 Aug 04 04:42:06 PM PDT 24 94185072047 ps
T523 /workspace/coverage/default/20.sysrst_ctrl_auto_blk_key_output.214256968 Aug 04 04:39:53 PM PDT 24 Aug 04 04:39:56 PM PDT 24 3095964542 ps
T524 /workspace/coverage/default/31.sysrst_ctrl_ec_pwr_on_rst.1214276690 Aug 04 04:40:22 PM PDT 24 Aug 04 04:40:29 PM PDT 24 2891861995 ps
T525 /workspace/coverage/default/3.sysrst_ctrl_stress_all.2061695477 Aug 04 04:39:25 PM PDT 24 Aug 04 04:39:34 PM PDT 24 13995616036 ps
T101 /workspace/coverage/default/4.sysrst_ctrl_stress_all_with_rand_reset.1854296197 Aug 04 04:39:32 PM PDT 24 Aug 04 04:41:07 PM PDT 24 146506549313 ps
T214 /workspace/coverage/default/32.sysrst_ctrl_alert_test.1294249691 Aug 04 04:40:21 PM PDT 24 Aug 04 04:40:27 PM PDT 24 2012811820 ps
T215 /workspace/coverage/default/29.sysrst_ctrl_in_out_inverted.502119970 Aug 04 04:40:16 PM PDT 24 Aug 04 04:40:19 PM PDT 24 2484941397 ps
T216 /workspace/coverage/default/8.sysrst_ctrl_pin_override_test.4021319287 Aug 04 04:39:39 PM PDT 24 Aug 04 04:39:46 PM PDT 24 2510415808 ps
T217 /workspace/coverage/default/31.sysrst_ctrl_auto_blk_key_output.1221329704 Aug 04 04:40:34 PM PDT 24 Aug 04 04:40:43 PM PDT 24 3277698842 ps
T218 /workspace/coverage/default/16.sysrst_ctrl_ec_pwr_on_rst.1724487076 Aug 04 04:39:57 PM PDT 24 Aug 04 04:40:02 PM PDT 24 4560592207 ps
T219 /workspace/coverage/default/45.sysrst_ctrl_smoke.3729086618 Aug 04 04:40:55 PM PDT 24 Aug 04 04:40:57 PM PDT 24 2132515771 ps
T220 /workspace/coverage/default/5.sysrst_ctrl_ultra_low_pwr.710764996 Aug 04 04:39:20 PM PDT 24 Aug 04 04:39:22 PM PDT 24 7333433056 ps
T50 /workspace/coverage/default/0.sysrst_ctrl_feature_disable.2162641580 Aug 04 04:39:33 PM PDT 24 Aug 04 04:40:59 PM PDT 24 39674708367 ps
T221 /workspace/coverage/default/35.sysrst_ctrl_auto_blk_key_output.2184537059 Aug 04 04:40:31 PM PDT 24 Aug 04 04:40:36 PM PDT 24 3434942309 ps
T348 /workspace/coverage/default/6.sysrst_ctrl_combo_detect.4080960372 Aug 04 04:39:26 PM PDT 24 Aug 04 04:40:03 PM PDT 24 98883976628 ps
T526 /workspace/coverage/default/22.sysrst_ctrl_smoke.1912839871 Aug 04 04:40:02 PM PDT 24 Aug 04 04:40:05 PM PDT 24 2118967884 ps
T305 /workspace/coverage/default/48.sysrst_ctrl_stress_all_with_rand_reset.1929557009 Aug 04 04:41:04 PM PDT 24 Aug 04 04:41:51 PM PDT 24 18147654477 ps
T195 /workspace/coverage/default/8.sysrst_ctrl_stress_all_with_rand_reset.2911463882 Aug 04 04:39:51 PM PDT 24 Aug 04 04:40:34 PM PDT 24 231382046970 ps
T527 /workspace/coverage/default/15.sysrst_ctrl_auto_blk_key_output.608285283 Aug 04 04:40:08 PM PDT 24 Aug 04 04:40:10 PM PDT 24 3141424988 ps
T528 /workspace/coverage/default/8.sysrst_ctrl_combo_detect_with_pre_cond.3142262479 Aug 04 04:39:39 PM PDT 24 Aug 04 04:39:55 PM PDT 24 25854517759 ps
T529 /workspace/coverage/default/36.sysrst_ctrl_flash_wr_prot_out.1153514480 Aug 04 04:40:21 PM PDT 24 Aug 04 04:40:26 PM PDT 24 2615601700 ps
T530 /workspace/coverage/default/11.sysrst_ctrl_combo_detect.1303592945 Aug 04 04:39:53 PM PDT 24 Aug 04 04:42:33 PM PDT 24 213736398408 ps
T531 /workspace/coverage/default/32.sysrst_ctrl_in_out_inverted.1648902243 Aug 04 04:40:22 PM PDT 24 Aug 04 04:40:24 PM PDT 24 2494166818 ps
T532 /workspace/coverage/default/38.sysrst_ctrl_combo_detect.462689760 Aug 04 04:40:40 PM PDT 24 Aug 04 04:42:36 PM PDT 24 44933887993 ps
T533 /workspace/coverage/default/25.sysrst_ctrl_ec_pwr_on_rst.688249160 Aug 04 04:40:13 PM PDT 24 Aug 04 04:40:24 PM PDT 24 3916076803 ps
T534 /workspace/coverage/default/37.sysrst_ctrl_auto_blk_key_output.2533373568 Aug 04 04:40:40 PM PDT 24 Aug 04 04:40:59 PM PDT 24 29289904593 ps
T167 /workspace/coverage/default/0.sysrst_ctrl_stress_all_with_rand_reset.2367906391 Aug 04 04:39:23 PM PDT 24 Aug 04 04:40:15 PM PDT 24 89640409524 ps
T169 /workspace/coverage/default/34.sysrst_ctrl_ec_pwr_on_rst.2251726153 Aug 04 04:40:19 PM PDT 24 Aug 04 04:40:28 PM PDT 24 3381053463 ps
T170 /workspace/coverage/default/35.sysrst_ctrl_flash_wr_prot_out.109758050 Aug 04 04:40:28 PM PDT 24 Aug 04 04:40:32 PM PDT 24 2616388742 ps
T171 /workspace/coverage/default/74.sysrst_ctrl_combo_detect_with_pre_cond.3023539614 Aug 04 04:41:02 PM PDT 24 Aug 04 04:44:37 PM PDT 24 86428595936 ps
T172 /workspace/coverage/default/48.sysrst_ctrl_flash_wr_prot_out.911838413 Aug 04 04:41:02 PM PDT 24 Aug 04 04:41:10 PM PDT 24 2609871968 ps
T173 /workspace/coverage/default/40.sysrst_ctrl_pin_override_test.4284990881 Aug 04 04:40:46 PM PDT 24 Aug 04 04:40:48 PM PDT 24 2533590200 ps
T174 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.4038828807 Aug 04 04:39:25 PM PDT 24 Aug 04 04:41:12 PM PDT 24 42012837384 ps
T175 /workspace/coverage/default/1.sysrst_ctrl_edge_detect.1915117976 Aug 04 04:39:30 PM PDT 24 Aug 04 04:39:35 PM PDT 24 3087664473 ps
T176 /workspace/coverage/default/11.sysrst_ctrl_in_out_inverted.1352647246 Aug 04 04:39:46 PM PDT 24 Aug 04 04:39:49 PM PDT 24 2482000595 ps
T177 /workspace/coverage/default/21.sysrst_ctrl_stress_all_with_rand_reset.4238101511 Aug 04 04:40:13 PM PDT 24 Aug 04 04:40:47 PM PDT 24 56531531122 ps
T535 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst.3274211606 Aug 04 04:39:16 PM PDT 24 Aug 04 04:39:18 PM PDT 24 2257730747 ps
T536 /workspace/coverage/default/38.sysrst_ctrl_ultra_low_pwr.2293552831 Aug 04 04:40:30 PM PDT 24 Aug 04 04:40:32 PM PDT 24 5382319893 ps
T359 /workspace/coverage/default/48.sysrst_ctrl_combo_detect.3135367752 Aug 04 04:41:07 PM PDT 24 Aug 04 04:41:29 PM PDT 24 40287126042 ps
T537 /workspace/coverage/default/28.sysrst_ctrl_stress_all_with_rand_reset.1231898667 Aug 04 04:40:13 PM PDT 24 Aug 04 04:41:01 PM PDT 24 33913165528 ps
T538 /workspace/coverage/default/3.sysrst_ctrl_pin_override_test.4036251371 Aug 04 04:39:24 PM PDT 24 Aug 04 04:39:28 PM PDT 24 2515847875 ps
T539 /workspace/coverage/default/16.sysrst_ctrl_auto_blk_key_output.3967481378 Aug 04 04:39:55 PM PDT 24 Aug 04 04:39:58 PM PDT 24 3840655196 ps
T540 /workspace/coverage/default/47.sysrst_ctrl_pin_override_test.2490715238 Aug 04 04:41:08 PM PDT 24 Aug 04 04:41:12 PM PDT 24 2519999366 ps
T541 /workspace/coverage/default/18.sysrst_ctrl_ec_pwr_on_rst.918668521 Aug 04 04:40:07 PM PDT 24 Aug 04 04:40:08 PM PDT 24 2813699634 ps
T542 /workspace/coverage/default/12.sysrst_ctrl_auto_blk_key_output.22556025 Aug 04 04:39:37 PM PDT 24 Aug 04 04:39:46 PM PDT 24 3703116494 ps
T543 /workspace/coverage/default/43.sysrst_ctrl_auto_blk_key_output.190280143 Aug 04 04:40:51 PM PDT 24 Aug 04 04:40:55 PM PDT 24 3773797974 ps
T544 /workspace/coverage/default/23.sysrst_ctrl_combo_detect_with_pre_cond.2091620045 Aug 04 04:39:58 PM PDT 24 Aug 04 04:40:33 PM PDT 24 51846209733 ps
T545 /workspace/coverage/default/19.sysrst_ctrl_alert_test.4263263888 Aug 04 04:39:53 PM PDT 24 Aug 04 04:39:59 PM PDT 24 2013182199 ps
T546 /workspace/coverage/default/41.sysrst_ctrl_edge_detect.2969168736 Aug 04 04:40:46 PM PDT 24 Aug 04 04:40:50 PM PDT 24 2911239656 ps
T130 /workspace/coverage/default/36.sysrst_ctrl_stress_all.314703885 Aug 04 04:40:28 PM PDT 24 Aug 04 04:40:49 PM PDT 24 80191582637 ps
T547 /workspace/coverage/default/49.sysrst_ctrl_auto_blk_key_output.643404387 Aug 04 04:41:03 PM PDT 24 Aug 04 04:41:06 PM PDT 24 3247919228 ps
T548 /workspace/coverage/default/15.sysrst_ctrl_ec_pwr_on_rst.1739394461 Aug 04 04:39:45 PM PDT 24 Aug 04 04:39:48 PM PDT 24 4140663390 ps
T381 /workspace/coverage/default/42.sysrst_ctrl_combo_detect.3753112957 Aug 04 04:40:42 PM PDT 24 Aug 04 04:41:52 PM PDT 24 94623622862 ps
T549 /workspace/coverage/default/22.sysrst_ctrl_pin_access_test.4045686275 Aug 04 04:40:11 PM PDT 24 Aug 04 04:40:13 PM PDT 24 2081485668 ps
T550 /workspace/coverage/default/42.sysrst_ctrl_edge_detect.1663002225 Aug 04 04:40:48 PM PDT 24 Aug 04 04:40:52 PM PDT 24 2598760498 ps
T551 /workspace/coverage/default/26.sysrst_ctrl_stress_all_with_rand_reset.3364417443 Aug 04 04:40:20 PM PDT 24 Aug 04 04:41:23 PM PDT 24 24393981216 ps
T552 /workspace/coverage/default/0.sysrst_ctrl_smoke.3588840670 Aug 04 04:39:14 PM PDT 24 Aug 04 04:39:16 PM PDT 24 2129787946 ps
T553 /workspace/coverage/default/45.sysrst_ctrl_flash_wr_prot_out.3306568847 Aug 04 04:40:56 PM PDT 24 Aug 04 04:41:03 PM PDT 24 2614093582 ps
T554 /workspace/coverage/default/39.sysrst_ctrl_edge_detect.1774572490 Aug 04 04:40:40 PM PDT 24 Aug 04 04:40:42 PM PDT 24 2966932698 ps
T555 /workspace/coverage/default/18.sysrst_ctrl_stress_all.1145603966 Aug 04 04:40:00 PM PDT 24 Aug 04 04:40:52 PM PDT 24 194387687176 ps
T556 /workspace/coverage/default/8.sysrst_ctrl_stress_all.3351604704 Aug 04 04:39:36 PM PDT 24 Aug 04 04:39:38 PM PDT 24 7503745002 ps
T179 /workspace/coverage/default/31.sysrst_ctrl_stress_all_with_rand_reset.571557526 Aug 04 04:40:24 PM PDT 24 Aug 04 04:41:00 PM PDT 24 27123302418 ps
T557 /workspace/coverage/default/31.sysrst_ctrl_ultra_low_pwr.3907847258 Aug 04 04:40:23 PM PDT 24 Aug 04 04:40:24 PM PDT 24 4689104587 ps
T558 /workspace/coverage/default/3.sysrst_ctrl_smoke.482188014 Aug 04 04:39:25 PM PDT 24 Aug 04 04:39:27 PM PDT 24 2133469162 ps
T198 /workspace/coverage/default/42.sysrst_ctrl_stress_all_with_rand_reset.1238808162 Aug 04 04:40:40 PM PDT 24 Aug 04 04:41:20 PM PDT 24 30551421307 ps
T559 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.3570519855 Aug 04 04:40:10 PM PDT 24 Aug 04 04:40:17 PM PDT 24 2609734619 ps
T560 /workspace/coverage/default/7.sysrst_ctrl_ec_pwr_on_rst.3162476168 Aug 04 04:39:32 PM PDT 24 Aug 04 04:39:34 PM PDT 24 4120916380 ps
T561 /workspace/coverage/default/14.sysrst_ctrl_combo_detect_with_pre_cond.120094719 Aug 04 04:40:07 PM PDT 24 Aug 04 04:41:31 PM PDT 24 67227181360 ps
T562 /workspace/coverage/default/8.sysrst_ctrl_ec_pwr_on_rst.846483707 Aug 04 04:39:22 PM PDT 24 Aug 04 04:39:24 PM PDT 24 2531301012 ps
T563 /workspace/coverage/default/38.sysrst_ctrl_flash_wr_prot_out.2149199830 Aug 04 04:40:23 PM PDT 24 Aug 04 04:40:31 PM PDT 24 2610835343 ps
T564 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.2726239808 Aug 04 04:40:19 PM PDT 24 Aug 04 04:40:20 PM PDT 24 2583588248 ps
T363 /workspace/coverage/default/77.sysrst_ctrl_combo_detect_with_pre_cond.1634983778 Aug 04 04:41:07 PM PDT 24 Aug 04 04:42:43 PM PDT 24 107199616513 ps
T164 /workspace/coverage/default/40.sysrst_ctrl_stress_all_with_rand_reset.3679687188 Aug 04 04:40:29 PM PDT 24 Aug 04 04:43:45 PM PDT 24 928837763506 ps
T565 /workspace/coverage/default/12.sysrst_ctrl_flash_wr_prot_out.3282614204 Aug 04 04:39:47 PM PDT 24 Aug 04 04:39:49 PM PDT 24 2633851376 ps
T566 /workspace/coverage/default/19.sysrst_ctrl_ec_pwr_on_rst.3581559188 Aug 04 04:40:20 PM PDT 24 Aug 04 04:40:22 PM PDT 24 3802433125 ps
T567 /workspace/coverage/default/49.sysrst_ctrl_smoke.2952185970 Aug 04 04:40:57 PM PDT 24 Aug 04 04:41:01 PM PDT 24 2113156528 ps
T568 /workspace/coverage/default/45.sysrst_ctrl_in_out_inverted.1811458684 Aug 04 04:40:53 PM PDT 24 Aug 04 04:40:57 PM PDT 24 2466436359 ps
T569 /workspace/coverage/default/24.sysrst_ctrl_pin_override_test.1311807151 Aug 04 04:40:16 PM PDT 24 Aug 04 04:40:17 PM PDT 24 2707726305 ps
T570 /workspace/coverage/default/40.sysrst_ctrl_auto_blk_key_output.2192962639 Aug 04 04:40:35 PM PDT 24 Aug 04 04:40:40 PM PDT 24 3433370925 ps
T571 /workspace/coverage/default/47.sysrst_ctrl_alert_test.716372856 Aug 04 04:40:53 PM PDT 24 Aug 04 04:40:59 PM PDT 24 2010017179 ps
T572 /workspace/coverage/default/45.sysrst_ctrl_auto_blk_key_output.2500439245 Aug 04 04:40:52 PM PDT 24 Aug 04 04:40:57 PM PDT 24 3750195534 ps
T361 /workspace/coverage/default/34.sysrst_ctrl_combo_detect_with_pre_cond.1387327285 Aug 04 04:40:26 PM PDT 24 Aug 04 04:42:13 PM PDT 24 167666257863 ps
T573 /workspace/coverage/default/20.sysrst_ctrl_in_out_inverted.2410335724 Aug 04 04:40:05 PM PDT 24 Aug 04 04:40:12 PM PDT 24 2442891520 ps
T574 /workspace/coverage/default/85.sysrst_ctrl_combo_detect_with_pre_cond.111825670 Aug 04 04:40:55 PM PDT 24 Aug 04 04:42:16 PM PDT 24 33082136131 ps
T380 /workspace/coverage/default/27.sysrst_ctrl_stress_all.811488765 Aug 04 04:40:17 PM PDT 24 Aug 04 04:41:03 PM PDT 24 71567790841 ps
T575 /workspace/coverage/default/97.sysrst_ctrl_combo_detect_with_pre_cond.975285203 Aug 04 04:41:07 PM PDT 24 Aug 04 04:43:04 PM PDT 24 47364506326 ps
T254 /workspace/coverage/default/23.sysrst_ctrl_stress_all.997009355 Aug 04 04:40:13 PM PDT 24 Aug 04 04:42:01 PM PDT 24 97303464932 ps
T576 /workspace/coverage/default/19.sysrst_ctrl_flash_wr_prot_out.982009602 Aug 04 04:39:56 PM PDT 24 Aug 04 04:40:04 PM PDT 24 2610805279 ps
T577 /workspace/coverage/default/47.sysrst_ctrl_stress_all.2688219575 Aug 04 04:40:56 PM PDT 24 Aug 04 04:43:53 PM PDT 24 68935007323 ps
T578 /workspace/coverage/default/33.sysrst_ctrl_in_out_inverted.907645131 Aug 04 04:40:13 PM PDT 24 Aug 04 04:40:17 PM PDT 24 2460599924 ps
T579 /workspace/coverage/default/19.sysrst_ctrl_pin_override_test.2006598899 Aug 04 04:40:11 PM PDT 24 Aug 04 04:40:13 PM PDT 24 2534136117 ps
T580 /workspace/coverage/default/38.sysrst_ctrl_pin_access_test.1825393564 Aug 04 04:40:38 PM PDT 24 Aug 04 04:40:42 PM PDT 24 2107612277 ps
T581 /workspace/coverage/default/33.sysrst_ctrl_ec_pwr_on_rst.2163522160 Aug 04 04:40:27 PM PDT 24 Aug 04 04:40:36 PM PDT 24 4317150767 ps
T582 /workspace/coverage/default/9.sysrst_ctrl_flash_wr_prot_out.456538755 Aug 04 04:39:35 PM PDT 24 Aug 04 04:39:42 PM PDT 24 2614355096 ps
T583 /workspace/coverage/default/41.sysrst_ctrl_pin_override_test.2835432811 Aug 04 04:40:50 PM PDT 24 Aug 04 04:40:55 PM PDT 24 2515043607 ps
T242 /workspace/coverage/default/32.sysrst_ctrl_edge_detect.3021168520 Aug 04 04:40:31 PM PDT 24 Aug 04 04:40:38 PM PDT 24 2854027951 ps
T584 /workspace/coverage/default/28.sysrst_ctrl_combo_detect.2084221547 Aug 04 04:40:13 PM PDT 24 Aug 04 04:43:04 PM PDT 24 66489768100 ps
T585 /workspace/coverage/default/12.sysrst_ctrl_combo_detect_with_pre_cond.3548508666 Aug 04 04:39:45 PM PDT 24 Aug 04 04:42:02 PM PDT 24 100650110167 ps
T586 /workspace/coverage/default/32.sysrst_ctrl_combo_detect_with_pre_cond.1572038533 Aug 04 04:40:15 PM PDT 24 Aug 04 04:41:51 PM PDT 24 71516461180 ps
T389 /workspace/coverage/default/98.sysrst_ctrl_combo_detect_with_pre_cond.2602191169 Aug 04 04:41:10 PM PDT 24 Aug 04 04:42:28 PM PDT 24 111323149780 ps
T587 /workspace/coverage/default/24.sysrst_ctrl_pin_access_test.1057911422 Aug 04 04:40:20 PM PDT 24 Aug 04 04:40:22 PM PDT 24 2172293793 ps
T131 /workspace/coverage/default/16.sysrst_ctrl_ultra_low_pwr.508551798 Aug 04 04:39:55 PM PDT 24 Aug 04 04:39:57 PM PDT 24 5295430733 ps
T317 /workspace/coverage/default/14.sysrst_ctrl_stress_all_with_rand_reset.3899263102 Aug 04 04:39:59 PM PDT 24 Aug 04 04:41:45 PM PDT 24 42910475098 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%