Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.88 99.18 96.86 100.00 96.79 98.60 99.33 87.43


Total test records in report: 920
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html
T208 /workspace/coverage/default/8.sysrst_ctrl_edge_detect.3263286416 Aug 12 04:37:14 PM PDT 24 Aug 12 04:37:18 PM PDT 24 2560609219 ps
T464 /workspace/coverage/default/24.sysrst_ctrl_ec_pwr_on_rst.2499457858 Aug 12 04:38:09 PM PDT 24 Aug 12 04:38:16 PM PDT 24 2828809106 ps
T465 /workspace/coverage/default/34.sysrst_ctrl_smoke.3077032459 Aug 12 04:39:02 PM PDT 24 Aug 12 04:39:04 PM PDT 24 2123355781 ps
T466 /workspace/coverage/default/26.sysrst_ctrl_smoke.277219416 Aug 12 04:38:14 PM PDT 24 Aug 12 04:38:18 PM PDT 24 2115162924 ps
T467 /workspace/coverage/default/44.sysrst_ctrl_ultra_low_pwr.829398264 Aug 12 04:39:10 PM PDT 24 Aug 12 04:39:12 PM PDT 24 9356907367 ps
T468 /workspace/coverage/default/21.sysrst_ctrl_smoke.4201022519 Aug 12 04:38:00 PM PDT 24 Aug 12 04:38:02 PM PDT 24 2127497432 ps
T469 /workspace/coverage/default/9.sysrst_ctrl_ec_pwr_on_rst.1961503998 Aug 12 04:37:23 PM PDT 24 Aug 12 04:37:32 PM PDT 24 3288792461 ps
T149 /workspace/coverage/default/35.sysrst_ctrl_ultra_low_pwr.3944059786 Aug 12 04:38:48 PM PDT 24 Aug 12 04:38:56 PM PDT 24 2772470137 ps
T470 /workspace/coverage/default/8.sysrst_ctrl_in_out_inverted.1303985316 Aug 12 04:37:15 PM PDT 24 Aug 12 04:37:16 PM PDT 24 2499762802 ps
T471 /workspace/coverage/default/2.sysrst_ctrl_auto_blk_key_output.1863325215 Aug 12 04:37:06 PM PDT 24 Aug 12 04:37:10 PM PDT 24 3469254243 ps
T472 /workspace/coverage/default/33.sysrst_ctrl_pin_override_test.2458384037 Aug 12 04:38:38 PM PDT 24 Aug 12 04:38:43 PM PDT 24 2514954079 ps
T473 /workspace/coverage/default/13.sysrst_ctrl_pin_override_test.1390518365 Aug 12 04:37:33 PM PDT 24 Aug 12 04:37:35 PM PDT 24 2525961449 ps
T474 /workspace/coverage/default/36.sysrst_ctrl_auto_blk_key_output.3129407385 Aug 12 04:38:48 PM PDT 24 Aug 12 04:38:53 PM PDT 24 3319022426 ps
T475 /workspace/coverage/default/29.sysrst_ctrl_pin_access_test.1806570320 Aug 12 04:38:24 PM PDT 24 Aug 12 04:38:31 PM PDT 24 2179846196 ps
T476 /workspace/coverage/default/8.sysrst_ctrl_auto_blk_key_output.3432819201 Aug 12 04:37:16 PM PDT 24 Aug 12 04:37:18 PM PDT 24 3118396067 ps
T413 /workspace/coverage/default/71.sysrst_ctrl_combo_detect_with_pre_cond.4180242488 Aug 12 04:39:33 PM PDT 24 Aug 12 04:39:58 PM PDT 24 40379159796 ps
T477 /workspace/coverage/default/38.sysrst_ctrl_flash_wr_prot_out.3412302276 Aug 12 04:38:54 PM PDT 24 Aug 12 04:38:56 PM PDT 24 2636953943 ps
T150 /workspace/coverage/default/22.sysrst_ctrl_stress_all.722320049 Aug 12 04:37:59 PM PDT 24 Aug 12 04:38:49 PM PDT 24 131933174782 ps
T282 /workspace/coverage/default/90.sysrst_ctrl_combo_detect_with_pre_cond.1221510555 Aug 12 04:39:36 PM PDT 24 Aug 12 04:40:01 PM PDT 24 39601824824 ps
T311 /workspace/coverage/default/8.sysrst_ctrl_combo_detect.2184826932 Aug 12 04:37:14 PM PDT 24 Aug 12 04:38:28 PM PDT 24 26755726885 ps
T296 /workspace/coverage/default/10.sysrst_ctrl_combo_detect.527498218 Aug 12 04:37:24 PM PDT 24 Aug 12 04:43:11 PM PDT 24 143405949233 ps
T100 /workspace/coverage/default/35.sysrst_ctrl_stress_all_with_rand_reset.1539075911 Aug 12 04:38:46 PM PDT 24 Aug 12 04:38:51 PM PDT 24 5672043913 ps
T478 /workspace/coverage/default/19.sysrst_ctrl_flash_wr_prot_out.3888281206 Aug 12 04:38:03 PM PDT 24 Aug 12 04:38:10 PM PDT 24 2610176989 ps
T184 /workspace/coverage/default/38.sysrst_ctrl_stress_all.3203813991 Aug 12 04:38:54 PM PDT 24 Aug 12 04:39:29 PM PDT 24 13605213395 ps
T247 /workspace/coverage/default/44.sysrst_ctrl_pin_access_test.2650462933 Aug 12 04:39:10 PM PDT 24 Aug 12 04:39:11 PM PDT 24 2214330054 ps
T248 /workspace/coverage/default/37.sysrst_ctrl_flash_wr_prot_out.628922483 Aug 12 04:38:49 PM PDT 24 Aug 12 04:38:57 PM PDT 24 2613502180 ps
T249 /workspace/coverage/default/15.sysrst_ctrl_combo_detect.3254574935 Aug 12 04:37:46 PM PDT 24 Aug 12 04:38:29 PM PDT 24 70236081349 ps
T250 /workspace/coverage/default/22.sysrst_ctrl_flash_wr_prot_out.472352923 Aug 12 04:38:00 PM PDT 24 Aug 12 04:38:03 PM PDT 24 2620766481 ps
T251 /workspace/coverage/default/22.sysrst_ctrl_in_out_inverted.2169705560 Aug 12 04:37:58 PM PDT 24 Aug 12 04:38:01 PM PDT 24 2479489167 ps
T252 /workspace/coverage/default/17.sysrst_ctrl_auto_blk_key_output.2925531060 Aug 12 04:38:01 PM PDT 24 Aug 12 04:38:03 PM PDT 24 3941875428 ps
T253 /workspace/coverage/default/38.sysrst_ctrl_pin_access_test.883441489 Aug 12 04:38:56 PM PDT 24 Aug 12 04:39:03 PM PDT 24 2158862098 ps
T254 /workspace/coverage/default/10.sysrst_ctrl_flash_wr_prot_out.3926521840 Aug 12 04:37:24 PM PDT 24 Aug 12 04:37:29 PM PDT 24 2615091199 ps
T255 /workspace/coverage/default/3.sysrst_ctrl_combo_detect.1336904994 Aug 12 04:37:01 PM PDT 24 Aug 12 04:45:02 PM PDT 24 178167744400 ps
T479 /workspace/coverage/default/41.sysrst_ctrl_stress_all.1668621211 Aug 12 04:39:08 PM PDT 24 Aug 12 04:39:16 PM PDT 24 13778813004 ps
T480 /workspace/coverage/default/24.sysrst_ctrl_pin_override_test.1283425102 Aug 12 04:38:09 PM PDT 24 Aug 12 04:38:11 PM PDT 24 2525229615 ps
T481 /workspace/coverage/default/25.sysrst_ctrl_ultra_low_pwr.3655796772 Aug 12 04:38:08 PM PDT 24 Aug 12 04:38:10 PM PDT 24 4063542392 ps
T482 /workspace/coverage/default/14.sysrst_ctrl_in_out_inverted.2950051899 Aug 12 04:37:37 PM PDT 24 Aug 12 04:37:39 PM PDT 24 2526459284 ps
T292 /workspace/coverage/default/65.sysrst_ctrl_combo_detect_with_pre_cond.3654425645 Aug 12 04:39:30 PM PDT 24 Aug 12 04:42:03 PM PDT 24 58828420499 ps
T483 /workspace/coverage/default/16.sysrst_ctrl_flash_wr_prot_out.985457877 Aug 12 04:37:45 PM PDT 24 Aug 12 04:37:52 PM PDT 24 2612107374 ps
T411 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_with_pre_cond.1265355041 Aug 12 04:36:51 PM PDT 24 Aug 12 04:37:36 PM PDT 24 126194488673 ps
T484 /workspace/coverage/default/39.sysrst_ctrl_pin_override_test.1189581500 Aug 12 04:38:56 PM PDT 24 Aug 12 04:39:03 PM PDT 24 2513036261 ps
T485 /workspace/coverage/default/12.sysrst_ctrl_pin_override_test.440154455 Aug 12 04:37:33 PM PDT 24 Aug 12 04:37:36 PM PDT 24 2521567814 ps
T486 /workspace/coverage/default/13.sysrst_ctrl_stress_all.892188728 Aug 12 04:37:35 PM PDT 24 Aug 12 04:38:03 PM PDT 24 12054457015 ps
T193 /workspace/coverage/default/47.sysrst_ctrl_edge_detect.3506426247 Aug 12 04:39:30 PM PDT 24 Aug 12 04:39:41 PM PDT 24 3484299835 ps
T185 /workspace/coverage/default/15.sysrst_ctrl_stress_all_with_rand_reset.368032125 Aug 12 04:37:47 PM PDT 24 Aug 12 04:37:53 PM PDT 24 9249645417 ps
T487 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.736646015 Aug 12 04:38:16 PM PDT 24 Aug 12 04:38:24 PM PDT 24 2611516629 ps
T312 /workspace/coverage/default/40.sysrst_ctrl_combo_detect.2662909098 Aug 12 04:38:56 PM PDT 24 Aug 12 04:41:08 PM PDT 24 52281400239 ps
T201 /workspace/coverage/default/19.sysrst_ctrl_edge_detect.918582192 Aug 12 04:38:08 PM PDT 24 Aug 12 04:38:15 PM PDT 24 3253310479 ps
T306 /workspace/coverage/default/5.sysrst_ctrl_stress_all.2482585725 Aug 12 04:37:08 PM PDT 24 Aug 12 04:39:45 PM PDT 24 291065477358 ps
T151 /workspace/coverage/default/21.sysrst_ctrl_ultra_low_pwr.1410048219 Aug 12 04:38:03 PM PDT 24 Aug 12 04:38:07 PM PDT 24 4900852361 ps
T297 /workspace/coverage/default/6.sysrst_ctrl_combo_detect.50940816 Aug 12 04:37:12 PM PDT 24 Aug 12 04:37:59 PM PDT 24 46289627396 ps
T232 /workspace/coverage/default/29.sysrst_ctrl_edge_detect.1002427741 Aug 12 04:38:23 PM PDT 24 Aug 12 04:38:30 PM PDT 24 3657171972 ps
T488 /workspace/coverage/default/45.sysrst_ctrl_pin_override_test.1524029981 Aug 12 04:39:12 PM PDT 24 Aug 12 04:39:15 PM PDT 24 2529766451 ps
T489 /workspace/coverage/default/42.sysrst_ctrl_stress_all_with_rand_reset.1568692672 Aug 12 04:39:06 PM PDT 24 Aug 12 04:39:18 PM PDT 24 4068910574 ps
T229 /workspace/coverage/default/14.sysrst_ctrl_stress_all.1484135915 Aug 12 04:37:43 PM PDT 24 Aug 12 04:58:55 PM PDT 24 2067048413140 ps
T490 /workspace/coverage/default/28.sysrst_ctrl_ec_pwr_on_rst.3409980065 Aug 12 04:38:24 PM PDT 24 Aug 12 04:38:36 PM PDT 24 4278641997 ps
T491 /workspace/coverage/default/1.sysrst_ctrl_pin_override_test.4143661732 Aug 12 04:36:51 PM PDT 24 Aug 12 04:36:55 PM PDT 24 2516091154 ps
T202 /workspace/coverage/default/18.sysrst_ctrl_edge_detect.50072704 Aug 12 04:38:04 PM PDT 24 Aug 12 04:38:11 PM PDT 24 2971782996 ps
T163 /workspace/coverage/default/38.sysrst_ctrl_ultra_low_pwr.4231550898 Aug 12 04:38:55 PM PDT 24 Aug 12 04:39:46 PM PDT 24 339062106225 ps
T209 /workspace/coverage/default/31.sysrst_ctrl_smoke.1104997979 Aug 12 04:38:29 PM PDT 24 Aug 12 04:38:31 PM PDT 24 2120617087 ps
T210 /workspace/coverage/default/47.sysrst_ctrl_ultra_low_pwr.2183112388 Aug 12 04:39:22 PM PDT 24 Aug 12 04:39:24 PM PDT 24 7626609980 ps
T211 /workspace/coverage/default/8.sysrst_ctrl_combo_detect_with_pre_cond.2163291255 Aug 12 04:37:15 PM PDT 24 Aug 12 04:39:05 PM PDT 24 85329917305 ps
T212 /workspace/coverage/default/19.sysrst_ctrl_pin_override_test.2719091048 Aug 12 04:38:04 PM PDT 24 Aug 12 04:38:07 PM PDT 24 2540989153 ps
T213 /workspace/coverage/default/39.sysrst_ctrl_flash_wr_prot_out.3706665919 Aug 12 04:38:55 PM PDT 24 Aug 12 04:39:01 PM PDT 24 2610594802 ps
T214 /workspace/coverage/default/12.sysrst_ctrl_smoke.3652451642 Aug 12 04:37:33 PM PDT 24 Aug 12 04:37:36 PM PDT 24 2120623279 ps
T215 /workspace/coverage/default/22.sysrst_ctrl_alert_test.3877058772 Aug 12 04:38:05 PM PDT 24 Aug 12 04:38:11 PM PDT 24 2016813765 ps
T216 /workspace/coverage/default/6.sysrst_ctrl_alert_test.1867126163 Aug 12 04:37:13 PM PDT 24 Aug 12 04:37:15 PM PDT 24 2054294581 ps
T492 /workspace/coverage/default/1.sysrst_ctrl_pin_access_test.3201100544 Aug 12 04:36:49 PM PDT 24 Aug 12 04:36:50 PM PDT 24 2143480523 ps
T217 /workspace/coverage/default/33.sysrst_ctrl_edge_detect.2182325507 Aug 12 04:38:38 PM PDT 24 Aug 12 04:38:40 PM PDT 24 4365028709 ps
T493 /workspace/coverage/default/0.sysrst_ctrl_pin_access_test.626597492 Aug 12 04:36:50 PM PDT 24 Aug 12 04:36:54 PM PDT 24 2251457786 ps
T494 /workspace/coverage/default/46.sysrst_ctrl_pin_access_test.1756303089 Aug 12 04:39:14 PM PDT 24 Aug 12 04:39:17 PM PDT 24 2044417377 ps
T495 /workspace/coverage/default/34.sysrst_ctrl_in_out_inverted.886488678 Aug 12 04:38:46 PM PDT 24 Aug 12 04:38:50 PM PDT 24 2468218637 ps
T269 /workspace/coverage/default/23.sysrst_ctrl_edge_detect.377291538 Aug 12 04:38:10 PM PDT 24 Aug 12 04:38:12 PM PDT 24 4876898980 ps
T186 /workspace/coverage/default/38.sysrst_ctrl_edge_detect.412188763 Aug 12 04:38:58 PM PDT 24 Aug 12 05:02:40 PM PDT 24 1098062759096 ps
T496 /workspace/coverage/default/29.sysrst_ctrl_flash_wr_prot_out.1954828992 Aug 12 04:38:21 PM PDT 24 Aug 12 04:38:28 PM PDT 24 2611714958 ps
T497 /workspace/coverage/default/24.sysrst_ctrl_auto_blk_key_output.4079719463 Aug 12 04:38:10 PM PDT 24 Aug 12 04:38:17 PM PDT 24 4976534345 ps
T120 /workspace/coverage/default/13.sysrst_ctrl_edge_detect.621794514 Aug 12 04:37:33 PM PDT 24 Aug 12 04:37:35 PM PDT 24 2982686922 ps
T370 /workspace/coverage/default/24.sysrst_ctrl_stress_all.2394823305 Aug 12 04:38:10 PM PDT 24 Aug 12 04:38:59 PM PDT 24 115233213904 ps
T498 /workspace/coverage/default/5.sysrst_ctrl_pin_access_test.1470996363 Aug 12 04:37:08 PM PDT 24 Aug 12 04:37:13 PM PDT 24 2228269682 ps
T284 /workspace/coverage/default/51.sysrst_ctrl_combo_detect_with_pre_cond.2966226928 Aug 12 04:39:27 PM PDT 24 Aug 12 04:39:46 PM PDT 24 46138467221 ps
T499 /workspace/coverage/default/7.sysrst_ctrl_pin_access_test.2837734122 Aug 12 04:37:15 PM PDT 24 Aug 12 04:37:22 PM PDT 24 2226347881 ps
T500 /workspace/coverage/default/26.sysrst_ctrl_in_out_inverted.4270997166 Aug 12 04:38:18 PM PDT 24 Aug 12 04:38:20 PM PDT 24 2486102353 ps
T501 /workspace/coverage/default/38.sysrst_ctrl_ec_pwr_on_rst.2376875081 Aug 12 04:38:57 PM PDT 24 Aug 12 04:39:00 PM PDT 24 3186215897 ps
T119 /workspace/coverage/default/5.sysrst_ctrl_combo_detect_with_pre_cond.2799250841 Aug 12 04:37:06 PM PDT 24 Aug 12 04:39:21 PM PDT 24 58421877035 ps
T502 /workspace/coverage/default/37.sysrst_ctrl_auto_blk_key_output.670390566 Aug 12 04:38:50 PM PDT 24 Aug 12 04:38:52 PM PDT 24 3011711039 ps
T309 /workspace/coverage/default/58.sysrst_ctrl_combo_detect_with_pre_cond.408900344 Aug 12 04:39:26 PM PDT 24 Aug 12 04:39:46 PM PDT 24 25104485036 ps
T503 /workspace/coverage/default/24.sysrst_ctrl_in_out_inverted.76459034 Aug 12 04:38:10 PM PDT 24 Aug 12 04:38:13 PM PDT 24 2481985851 ps
T389 /workspace/coverage/default/56.sysrst_ctrl_combo_detect_with_pre_cond.4256678908 Aug 12 04:39:28 PM PDT 24 Aug 12 04:40:13 PM PDT 24 72467470934 ps
T504 /workspace/coverage/default/0.sysrst_ctrl_pin_override_test.3427342013 Aug 12 04:36:50 PM PDT 24 Aug 12 04:36:57 PM PDT 24 2510139771 ps
T505 /workspace/coverage/default/37.sysrst_ctrl_alert_test.1067035824 Aug 12 04:38:49 PM PDT 24 Aug 12 04:38:55 PM PDT 24 2010493782 ps
T506 /workspace/coverage/default/17.sysrst_ctrl_pin_override_test.2540391726 Aug 12 04:37:44 PM PDT 24 Aug 12 04:37:48 PM PDT 24 2516959286 ps
T507 /workspace/coverage/default/35.sysrst_ctrl_in_out_inverted.1298737535 Aug 12 04:38:46 PM PDT 24 Aug 12 04:38:53 PM PDT 24 2456649562 ps
T508 /workspace/coverage/default/44.sysrst_ctrl_pin_override_test.3132367019 Aug 12 04:39:07 PM PDT 24 Aug 12 04:39:15 PM PDT 24 2508952766 ps
T509 /workspace/coverage/default/20.sysrst_ctrl_pin_override_test.1955878531 Aug 12 04:38:09 PM PDT 24 Aug 12 04:38:12 PM PDT 24 2534169173 ps
T510 /workspace/coverage/default/49.sysrst_ctrl_stress_all_with_rand_reset.1426955907 Aug 12 04:39:21 PM PDT 24 Aug 12 04:39:27 PM PDT 24 8050809684 ps
T511 /workspace/coverage/default/36.sysrst_ctrl_ec_pwr_on_rst.24246821 Aug 12 04:38:48 PM PDT 24 Aug 12 04:38:57 PM PDT 24 3273271631 ps
T512 /workspace/coverage/default/31.sysrst_ctrl_combo_detect_with_pre_cond.4000567811 Aug 12 04:38:33 PM PDT 24 Aug 12 04:39:44 PM PDT 24 27085078491 ps
T138 /workspace/coverage/default/12.sysrst_ctrl_combo_detect.310775188 Aug 12 04:37:32 PM PDT 24 Aug 12 04:37:48 PM PDT 24 54954929456 ps
T121 /workspace/coverage/default/10.sysrst_ctrl_stress_all.409427989 Aug 12 04:37:22 PM PDT 24 Aug 12 04:38:03 PM PDT 24 17926924626 ps
T176 /workspace/coverage/default/98.sysrst_ctrl_combo_detect_with_pre_cond.3094731685 Aug 12 04:39:36 PM PDT 24 Aug 12 04:40:03 PM PDT 24 44113062423 ps
T177 /workspace/coverage/default/83.sysrst_ctrl_combo_detect_with_pre_cond.1130702797 Aug 12 04:39:36 PM PDT 24 Aug 12 04:43:51 PM PDT 24 128252245781 ps
T178 /workspace/coverage/default/38.sysrst_ctrl_smoke.3822149653 Aug 12 04:38:48 PM PDT 24 Aug 12 04:38:50 PM PDT 24 2125471391 ps
T179 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.1289776174 Aug 12 04:39:35 PM PDT 24 Aug 12 04:40:40 PM PDT 24 26079686655 ps
T180 /workspace/coverage/default/5.sysrst_ctrl_alert_test.4175470970 Aug 12 04:37:10 PM PDT 24 Aug 12 04:37:16 PM PDT 24 2013600439 ps
T181 /workspace/coverage/default/17.sysrst_ctrl_edge_detect.2704822733 Aug 12 04:38:01 PM PDT 24 Aug 12 04:38:03 PM PDT 24 3168351177 ps
T182 /workspace/coverage/default/4.sysrst_ctrl_pin_override_test.2307323220 Aug 12 04:36:59 PM PDT 24 Aug 12 04:37:06 PM PDT 24 2507631846 ps
T123 /workspace/coverage/default/27.sysrst_ctrl_ultra_low_pwr.2222701403 Aug 12 04:38:23 PM PDT 24 Aug 12 04:38:28 PM PDT 24 10236641026 ps
T172 /workspace/coverage/default/10.sysrst_ctrl_edge_detect.3761770901 Aug 12 04:37:22 PM PDT 24 Aug 12 04:37:24 PM PDT 24 3291614831 ps
T513 /workspace/coverage/default/40.sysrst_ctrl_ec_pwr_on_rst.2121860242 Aug 12 04:38:55 PM PDT 24 Aug 12 04:38:58 PM PDT 24 3494980168 ps
T514 /workspace/coverage/default/13.sysrst_ctrl_auto_blk_key_output.872668705 Aug 12 04:37:34 PM PDT 24 Aug 12 04:37:44 PM PDT 24 3963274217 ps
T515 /workspace/coverage/default/25.sysrst_ctrl_stress_all_with_rand_reset.1337281376 Aug 12 04:38:14 PM PDT 24 Aug 12 04:38:20 PM PDT 24 15338867252 ps
T516 /workspace/coverage/default/32.sysrst_ctrl_smoke.2098266477 Aug 12 04:38:37 PM PDT 24 Aug 12 04:38:39 PM PDT 24 2128389914 ps
T517 /workspace/coverage/default/91.sysrst_ctrl_combo_detect_with_pre_cond.46233002 Aug 12 04:39:37 PM PDT 24 Aug 12 04:41:02 PM PDT 24 31334493964 ps
T518 /workspace/coverage/default/13.sysrst_ctrl_alert_test.4041631800 Aug 12 04:37:37 PM PDT 24 Aug 12 04:37:42 PM PDT 24 2012948174 ps
T519 /workspace/coverage/default/21.sysrst_ctrl_auto_blk_key_output.54671765 Aug 12 04:37:57 PM PDT 24 Aug 12 04:38:08 PM PDT 24 3977785314 ps
T520 /workspace/coverage/default/4.sysrst_ctrl_ec_pwr_on_rst.3493624714 Aug 12 04:36:57 PM PDT 24 Aug 12 04:37:03 PM PDT 24 3630298133 ps
T375 /workspace/coverage/default/62.sysrst_ctrl_combo_detect_with_pre_cond.1711776680 Aug 12 04:39:30 PM PDT 24 Aug 12 04:40:30 PM PDT 24 84542456033 ps
T521 /workspace/coverage/default/23.sysrst_ctrl_flash_wr_prot_out.36127294 Aug 12 04:38:02 PM PDT 24 Aug 12 04:38:05 PM PDT 24 2615700179 ps
T522 /workspace/coverage/default/38.sysrst_ctrl_alert_test.2511335401 Aug 12 04:38:58 PM PDT 24 Aug 12 04:39:04 PM PDT 24 2013487227 ps
T523 /workspace/coverage/default/37.sysrst_ctrl_ultra_low_pwr.3531395068 Aug 12 04:38:47 PM PDT 24 Aug 12 04:38:50 PM PDT 24 2796510112 ps
T230 /workspace/coverage/default/21.sysrst_ctrl_edge_detect.3411156107 Aug 12 04:37:59 PM PDT 24 Aug 12 04:38:09 PM PDT 24 4219379714 ps
T524 /workspace/coverage/default/18.sysrst_ctrl_auto_blk_key_output.3106044771 Aug 12 04:38:06 PM PDT 24 Aug 12 04:38:09 PM PDT 24 3396786083 ps
T231 /workspace/coverage/default/49.sysrst_ctrl_edge_detect.1292278315 Aug 12 04:39:18 PM PDT 24 Aug 12 04:39:19 PM PDT 24 4510681451 ps
T233 /workspace/coverage/default/33.sysrst_ctrl_smoke.945480245 Aug 12 04:38:40 PM PDT 24 Aug 12 04:38:42 PM PDT 24 2124729280 ps
T234 /workspace/coverage/default/11.sysrst_ctrl_smoke.1410008222 Aug 12 04:37:24 PM PDT 24 Aug 12 04:37:29 PM PDT 24 2114366489 ps
T235 /workspace/coverage/default/16.sysrst_ctrl_pin_override_test.874065698 Aug 12 04:37:47 PM PDT 24 Aug 12 04:37:54 PM PDT 24 2511834236 ps
T236 /workspace/coverage/default/36.sysrst_ctrl_combo_detect.3080840064 Aug 12 04:38:49 PM PDT 24 Aug 12 04:39:13 PM PDT 24 33878449389 ps
T237 /workspace/coverage/default/30.sysrst_ctrl_ultra_low_pwr.1283277949 Aug 12 04:38:30 PM PDT 24 Aug 12 04:38:33 PM PDT 24 6104772386 ps
T238 /workspace/coverage/default/33.sysrst_ctrl_stress_all.581900207 Aug 12 04:38:47 PM PDT 24 Aug 12 04:39:00 PM PDT 24 15161508232 ps
T239 /workspace/coverage/default/16.sysrst_ctrl_stress_all.2860213589 Aug 12 04:37:44 PM PDT 24 Aug 12 04:38:03 PM PDT 24 8510638598 ps
T240 /workspace/coverage/default/4.sysrst_ctrl_smoke.1175762189 Aug 12 04:36:58 PM PDT 24 Aug 12 04:37:04 PM PDT 24 2109140922 ps
T241 /workspace/coverage/default/44.sysrst_ctrl_flash_wr_prot_out.1036208055 Aug 12 04:39:06 PM PDT 24 Aug 12 04:39:10 PM PDT 24 2619743210 ps
T525 /workspace/coverage/default/15.sysrst_ctrl_pin_override_test.3695314326 Aug 12 04:37:42 PM PDT 24 Aug 12 04:37:45 PM PDT 24 2527224559 ps
T526 /workspace/coverage/default/15.sysrst_ctrl_smoke.2615772737 Aug 12 04:37:42 PM PDT 24 Aug 12 04:37:48 PM PDT 24 2109287070 ps
T527 /workspace/coverage/default/8.sysrst_ctrl_smoke.930026435 Aug 12 04:37:15 PM PDT 24 Aug 12 04:37:17 PM PDT 24 2122514366 ps
T528 /workspace/coverage/default/27.sysrst_ctrl_pin_access_test.791430559 Aug 12 04:38:14 PM PDT 24 Aug 12 04:38:17 PM PDT 24 2209026567 ps
T416 /workspace/coverage/default/15.sysrst_ctrl_stress_all.1607783220 Aug 12 04:37:43 PM PDT 24 Aug 12 04:38:01 PM PDT 24 249269420173 ps
T529 /workspace/coverage/default/29.sysrst_ctrl_pin_override_test.1399553563 Aug 12 04:38:22 PM PDT 24 Aug 12 04:38:29 PM PDT 24 2510532762 ps
T530 /workspace/coverage/default/8.sysrst_ctrl_flash_wr_prot_out.3804680162 Aug 12 04:37:17 PM PDT 24 Aug 12 04:37:19 PM PDT 24 2647637440 ps
T379 /workspace/coverage/default/6.sysrst_ctrl_combo_detect_with_pre_cond.3900970178 Aug 12 04:37:12 PM PDT 24 Aug 12 04:38:29 PM PDT 24 130585251328 ps
T531 /workspace/coverage/default/15.sysrst_ctrl_alert_test.2269953218 Aug 12 04:37:41 PM PDT 24 Aug 12 04:37:44 PM PDT 24 2034673241 ps
T532 /workspace/coverage/default/49.sysrst_ctrl_ultra_low_pwr.136784141 Aug 12 04:39:21 PM PDT 24 Aug 12 04:39:29 PM PDT 24 4799982670 ps
T164 /workspace/coverage/default/26.sysrst_ctrl_ultra_low_pwr.457374676 Aug 12 04:38:23 PM PDT 24 Aug 12 04:38:28 PM PDT 24 12028198650 ps
T533 /workspace/coverage/default/4.sysrst_ctrl_in_out_inverted.3030393994 Aug 12 04:36:58 PM PDT 24 Aug 12 04:37:02 PM PDT 24 2462745854 ps
T534 /workspace/coverage/default/43.sysrst_ctrl_auto_blk_key_output.870523726 Aug 12 04:39:09 PM PDT 24 Aug 12 04:39:20 PM PDT 24 3926845143 ps
T535 /workspace/coverage/default/3.sysrst_ctrl_auto_blk_key_output.2908602284 Aug 12 04:37:01 PM PDT 24 Aug 12 04:37:07 PM PDT 24 2935586713 ps
T152 /workspace/coverage/default/31.sysrst_ctrl_ultra_low_pwr.1523618463 Aug 12 04:38:30 PM PDT 24 Aug 12 04:38:33 PM PDT 24 10240350181 ps
T536 /workspace/coverage/default/40.sysrst_ctrl_auto_blk_key_output.3009563758 Aug 12 04:38:54 PM PDT 24 Aug 12 04:38:56 PM PDT 24 3724017435 ps
T537 /workspace/coverage/default/11.sysrst_ctrl_pin_override_test.4078827383 Aug 12 04:37:24 PM PDT 24 Aug 12 04:37:27 PM PDT 24 2526075261 ps
T328 /workspace/coverage/default/32.sysrst_ctrl_stress_all_with_rand_reset.743114795 Aug 12 04:38:39 PM PDT 24 Aug 12 04:38:47 PM PDT 24 15805060322 ps
T410 /workspace/coverage/default/96.sysrst_ctrl_combo_detect_with_pre_cond.2309355304 Aug 12 04:39:39 PM PDT 24 Aug 12 04:40:29 PM PDT 24 71011681270 ps
T538 /workspace/coverage/default/25.sysrst_ctrl_flash_wr_prot_out.2470486134 Aug 12 04:38:09 PM PDT 24 Aug 12 04:38:12 PM PDT 24 2637994688 ps
T539 /workspace/coverage/default/38.sysrst_ctrl_auto_blk_key_output.686845501 Aug 12 04:38:57 PM PDT 24 Aug 12 04:38:59 PM PDT 24 3989292416 ps
T540 /workspace/coverage/default/32.sysrst_ctrl_flash_wr_prot_out.2407233368 Aug 12 04:38:30 PM PDT 24 Aug 12 04:38:34 PM PDT 24 2616846562 ps
T270 /workspace/coverage/default/42.sysrst_ctrl_stress_all.1429626404 Aug 12 04:39:02 PM PDT 24 Aug 12 04:44:39 PM PDT 24 136084326186 ps
T541 /workspace/coverage/default/20.sysrst_ctrl_in_out_inverted.696378755 Aug 12 04:38:03 PM PDT 24 Aug 12 04:38:11 PM PDT 24 2466744599 ps
T542 /workspace/coverage/default/21.sysrst_ctrl_ec_pwr_on_rst.2878914428 Aug 12 04:37:56 PM PDT 24 Aug 12 04:38:06 PM PDT 24 3728286926 ps
T543 /workspace/coverage/default/17.sysrst_ctrl_combo_detect_with_pre_cond.493717778 Aug 12 04:37:59 PM PDT 24 Aug 12 04:38:40 PM PDT 24 58787063128 ps
T544 /workspace/coverage/default/40.sysrst_ctrl_ultra_low_pwr.1691686323 Aug 12 04:38:56 PM PDT 24 Aug 12 04:38:59 PM PDT 24 6178269442 ps
T545 /workspace/coverage/default/33.sysrst_ctrl_flash_wr_prot_out.2896060781 Aug 12 04:38:38 PM PDT 24 Aug 12 04:38:45 PM PDT 24 2609273958 ps
T546 /workspace/coverage/default/26.sysrst_ctrl_alert_test.1345253781 Aug 12 04:38:16 PM PDT 24 Aug 12 04:38:22 PM PDT 24 2013558210 ps
T547 /workspace/coverage/default/47.sysrst_ctrl_auto_blk_key_output.147868052 Aug 12 04:39:21 PM PDT 24 Aug 12 04:39:24 PM PDT 24 3870233126 ps
T96 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.1853140993 Aug 12 04:36:49 PM PDT 24 Aug 12 04:37:45 PM PDT 24 42031346366 ps
T307 /workspace/coverage/default/31.sysrst_ctrl_combo_detect.2987890274 Aug 12 04:38:31 PM PDT 24 Aug 12 04:39:18 PM PDT 24 72011450474 ps
T548 /workspace/coverage/default/33.sysrst_ctrl_alert_test.1670728912 Aug 12 04:38:47 PM PDT 24 Aug 12 04:38:51 PM PDT 24 2016085881 ps
T373 /workspace/coverage/default/93.sysrst_ctrl_combo_detect_with_pre_cond.3183746178 Aug 12 04:39:36 PM PDT 24 Aug 12 04:43:04 PM PDT 24 85565533965 ps
T549 /workspace/coverage/default/46.sysrst_ctrl_ec_pwr_on_rst.2628259593 Aug 12 04:39:13 PM PDT 24 Aug 12 04:39:17 PM PDT 24 3357916930 ps
T550 /workspace/coverage/default/7.sysrst_ctrl_in_out_inverted.3294208242 Aug 12 04:37:14 PM PDT 24 Aug 12 04:37:20 PM PDT 24 2465991548 ps
T390 /workspace/coverage/default/78.sysrst_ctrl_combo_detect_with_pre_cond.2607421916 Aug 12 04:39:27 PM PDT 24 Aug 12 04:39:44 PM PDT 24 46331335877 ps
T258 /workspace/coverage/default/46.sysrst_ctrl_edge_detect.3393631304 Aug 12 04:39:16 PM PDT 24 Aug 12 04:39:25 PM PDT 24 3926901255 ps
T551 /workspace/coverage/default/43.sysrst_ctrl_pin_access_test.1112230087 Aug 12 04:39:07 PM PDT 24 Aug 12 04:39:13 PM PDT 24 2231663751 ps
T187 /workspace/coverage/default/12.sysrst_ctrl_stress_all.4068149668 Aug 12 04:37:33 PM PDT 24 Aug 12 04:37:42 PM PDT 24 17778936471 ps
T552 /workspace/coverage/default/47.sysrst_ctrl_ec_pwr_on_rst.3773798224 Aug 12 04:39:21 PM PDT 24 Aug 12 04:39:29 PM PDT 24 3271121291 ps
T385 /workspace/coverage/default/26.sysrst_ctrl_combo_detect_with_pre_cond.419471192 Aug 12 04:38:16 PM PDT 24 Aug 12 04:38:40 PM PDT 24 107000405010 ps
T553 /workspace/coverage/default/29.sysrst_ctrl_in_out_inverted.1532210530 Aug 12 04:38:21 PM PDT 24 Aug 12 04:38:28 PM PDT 24 2481617133 ps
T554 /workspace/coverage/default/3.sysrst_ctrl_ec_pwr_on_rst.3248401735 Aug 12 04:36:59 PM PDT 24 Aug 12 04:37:02 PM PDT 24 3471392820 ps
T555 /workspace/coverage/default/43.sysrst_ctrl_alert_test.2454631493 Aug 12 04:39:08 PM PDT 24 Aug 12 04:39:11 PM PDT 24 2018452208 ps
T392 /workspace/coverage/default/38.sysrst_ctrl_combo_detect_with_pre_cond.3467524976 Aug 12 04:38:58 PM PDT 24 Aug 12 04:39:50 PM PDT 24 85052660228 ps
T399 /workspace/coverage/default/73.sysrst_ctrl_combo_detect_with_pre_cond.2072861884 Aug 12 04:39:37 PM PDT 24 Aug 12 04:41:07 PM PDT 24 138611291834 ps
T556 /workspace/coverage/default/26.sysrst_ctrl_pin_access_test.3338769521 Aug 12 04:38:16 PM PDT 24 Aug 12 04:38:18 PM PDT 24 2101728079 ps
T557 /workspace/coverage/default/35.sysrst_ctrl_stress_all.4169351665 Aug 12 04:38:48 PM PDT 24 Aug 12 04:38:53 PM PDT 24 6685130385 ps
T377 /workspace/coverage/default/45.sysrst_ctrl_combo_detect.2656393407 Aug 12 04:39:15 PM PDT 24 Aug 12 04:42:57 PM PDT 24 92009169951 ps
T558 /workspace/coverage/default/11.sysrst_ctrl_combo_detect_with_pre_cond.3234416217 Aug 12 04:37:31 PM PDT 24 Aug 12 04:38:24 PM PDT 24 37717648158 ps
T559 /workspace/coverage/default/35.sysrst_ctrl_smoke.1724817563 Aug 12 04:38:47 PM PDT 24 Aug 12 04:38:48 PM PDT 24 2213271911 ps
T560 /workspace/coverage/default/46.sysrst_ctrl_flash_wr_prot_out.199416060 Aug 12 04:39:10 PM PDT 24 Aug 12 04:39:12 PM PDT 24 2629679370 ps
T561 /workspace/coverage/default/86.sysrst_ctrl_combo_detect_with_pre_cond.2926059550 Aug 12 04:39:36 PM PDT 24 Aug 12 04:39:56 PM PDT 24 28106157907 ps
T562 /workspace/coverage/default/28.sysrst_ctrl_in_out_inverted.3254965246 Aug 12 04:38:17 PM PDT 24 Aug 12 04:38:19 PM PDT 24 2513425393 ps
T563 /workspace/coverage/default/22.sysrst_ctrl_smoke.2914739078 Aug 12 04:37:59 PM PDT 24 Aug 12 04:38:06 PM PDT 24 2110461386 ps
T564 /workspace/coverage/default/16.sysrst_ctrl_ultra_low_pwr.37085858 Aug 12 04:37:41 PM PDT 24 Aug 12 04:37:50 PM PDT 24 10027067171 ps
T565 /workspace/coverage/default/45.sysrst_ctrl_pin_access_test.3539628 Aug 12 04:39:14 PM PDT 24 Aug 12 04:39:19 PM PDT 24 2022380275 ps
T566 /workspace/coverage/default/41.sysrst_ctrl_pin_override_test.1018768303 Aug 12 04:38:55 PM PDT 24 Aug 12 04:39:02 PM PDT 24 2513415496 ps
T567 /workspace/coverage/default/45.sysrst_ctrl_flash_wr_prot_out.2711669877 Aug 12 04:39:13 PM PDT 24 Aug 12 04:39:20 PM PDT 24 2610586248 ps
T568 /workspace/coverage/default/37.sysrst_ctrl_pin_override_test.3023678516 Aug 12 04:38:50 PM PDT 24 Aug 12 04:38:53 PM PDT 24 2526624800 ps
T569 /workspace/coverage/default/34.sysrst_ctrl_flash_wr_prot_out.2586707029 Aug 12 04:38:47 PM PDT 24 Aug 12 04:38:55 PM PDT 24 2613215036 ps
T570 /workspace/coverage/default/42.sysrst_ctrl_alert_test.2367582282 Aug 12 04:39:06 PM PDT 24 Aug 12 04:39:08 PM PDT 24 2041655473 ps
T571 /workspace/coverage/default/30.sysrst_ctrl_pin_access_test.2949133436 Aug 12 04:38:32 PM PDT 24 Aug 12 04:38:39 PM PDT 24 2162410254 ps
T298 /workspace/coverage/default/29.sysrst_ctrl_combo_detect.1966226137 Aug 12 04:38:27 PM PDT 24 Aug 12 04:41:49 PM PDT 24 77567310613 ps
T572 /workspace/coverage/default/6.sysrst_ctrl_flash_wr_prot_out.1108912804 Aug 12 04:37:07 PM PDT 24 Aug 12 04:37:09 PM PDT 24 2647775132 ps
T573 /workspace/coverage/default/30.sysrst_ctrl_stress_all.3984680467 Aug 12 04:38:32 PM PDT 24 Aug 12 04:38:37 PM PDT 24 10920442477 ps
T574 /workspace/coverage/default/24.sysrst_ctrl_alert_test.4252528584 Aug 12 04:38:08 PM PDT 24 Aug 12 04:38:09 PM PDT 24 2056310940 ps
T242 /workspace/coverage/default/29.sysrst_ctrl_stress_all.3546620952 Aug 12 04:38:22 PM PDT 24 Aug 12 04:38:27 PM PDT 24 19819643227 ps
T575 /workspace/coverage/default/25.sysrst_ctrl_edge_detect.3691638934 Aug 12 04:38:17 PM PDT 24 Aug 12 04:38:24 PM PDT 24 2741535673 ps
T576 /workspace/coverage/default/10.sysrst_ctrl_stress_all_with_rand_reset.1636449278 Aug 12 04:37:24 PM PDT 24 Aug 12 04:37:33 PM PDT 24 2964481525 ps
T378 /workspace/coverage/default/77.sysrst_ctrl_combo_detect_with_pre_cond.1557956224 Aug 12 04:39:33 PM PDT 24 Aug 12 04:41:06 PM PDT 24 36881951093 ps
T383 /workspace/coverage/default/28.sysrst_ctrl_combo_detect_with_pre_cond.614439003 Aug 12 04:38:27 PM PDT 24 Aug 12 04:42:03 PM PDT 24 106654723491 ps
T577 /workspace/coverage/default/39.sysrst_ctrl_smoke.107465947 Aug 12 04:38:56 PM PDT 24 Aug 12 04:38:57 PM PDT 24 2212795598 ps
T578 /workspace/coverage/default/15.sysrst_ctrl_auto_blk_key_output.1878374459 Aug 12 04:37:42 PM PDT 24 Aug 12 04:37:46 PM PDT 24 3602112948 ps
T579 /workspace/coverage/default/16.sysrst_ctrl_in_out_inverted.2136029679 Aug 12 04:37:47 PM PDT 24 Aug 12 04:37:55 PM PDT 24 2470769871 ps
T580 /workspace/coverage/default/30.sysrst_ctrl_alert_test.2862375467 Aug 12 04:38:30 PM PDT 24 Aug 12 04:38:32 PM PDT 24 2044000642 ps
T581 /workspace/coverage/default/32.sysrst_ctrl_ec_pwr_on_rst.2464933463 Aug 12 04:38:41 PM PDT 24 Aug 12 04:38:50 PM PDT 24 3349233557 ps
T582 /workspace/coverage/default/16.sysrst_ctrl_ec_pwr_on_rst.1206421274 Aug 12 04:37:42 PM PDT 24 Aug 12 04:37:54 PM PDT 24 4708698522 ps
T329 /workspace/coverage/default/47.sysrst_ctrl_stress_all_with_rand_reset.1268777458 Aug 12 04:39:21 PM PDT 24 Aug 12 04:39:30 PM PDT 24 3493518702 ps
T583 /workspace/coverage/default/35.sysrst_ctrl_combo_detect.732319903 Aug 12 04:38:49 PM PDT 24 Aug 12 04:39:23 PM PDT 24 76116370056 ps
T584 /workspace/coverage/default/23.sysrst_ctrl_pin_access_test.2068175316 Aug 12 04:38:01 PM PDT 24 Aug 12 04:38:06 PM PDT 24 2098988465 ps
T585 /workspace/coverage/default/36.sysrst_ctrl_flash_wr_prot_out.3654492830 Aug 12 04:38:48 PM PDT 24 Aug 12 04:38:56 PM PDT 24 2609872423 ps
T117 /workspace/coverage/default/1.sysrst_ctrl_feature_disable.703365228 Aug 12 04:37:00 PM PDT 24 Aug 12 04:37:26 PM PDT 24 40695519583 ps
T139 /workspace/coverage/default/28.sysrst_ctrl_combo_detect.4178387705 Aug 12 04:38:23 PM PDT 24 Aug 12 04:40:33 PM PDT 24 62638078284 ps
T165 /workspace/coverage/default/22.sysrst_ctrl_stress_all_with_rand_reset.4013088330 Aug 12 04:38:00 PM PDT 24 Aug 12 04:38:13 PM PDT 24 52593202789 ps
T586 /workspace/coverage/default/10.sysrst_ctrl_ec_pwr_on_rst.619328980 Aug 12 04:37:22 PM PDT 24 Aug 12 04:37:31 PM PDT 24 3026465030 ps
T384 /workspace/coverage/default/59.sysrst_ctrl_combo_detect_with_pre_cond.1399648460 Aug 12 04:39:28 PM PDT 24 Aug 12 04:46:03 PM PDT 24 143671006860 ps
T396 /workspace/coverage/default/20.sysrst_ctrl_combo_detect_with_pre_cond.3379688826 Aug 12 04:38:06 PM PDT 24 Aug 12 04:43:05 PM PDT 24 121112605738 ps
T587 /workspace/coverage/default/3.sysrst_ctrl_stress_all.4257187460 Aug 12 04:36:57 PM PDT 24 Aug 12 04:39:42 PM PDT 24 63539616608 ps
T588 /workspace/coverage/default/0.sysrst_ctrl_smoke.862527327 Aug 12 04:36:50 PM PDT 24 Aug 12 04:36:54 PM PDT 24 2113391837 ps
T97 /workspace/coverage/default/4.sysrst_ctrl_sec_cm.1606724621 Aug 12 04:37:08 PM PDT 24 Aug 12 04:38:05 PM PDT 24 22013189691 ps
T589 /workspace/coverage/default/36.sysrst_ctrl_combo_detect_with_pre_cond.1855959643 Aug 12 04:38:46 PM PDT 24 Aug 12 04:39:06 PM PDT 24 26362793498 ps
T590 /workspace/coverage/default/29.sysrst_ctrl_auto_blk_key_output.1575366006 Aug 12 04:38:22 PM PDT 24 Aug 12 04:38:24 PM PDT 24 3163375668 ps
T591 /workspace/coverage/default/27.sysrst_ctrl_ec_pwr_on_rst.521740297 Aug 12 04:38:16 PM PDT 24 Aug 12 04:38:20 PM PDT 24 3906118338 ps
T592 /workspace/coverage/default/21.sysrst_ctrl_in_out_inverted.3341712303 Aug 12 04:37:58 PM PDT 24 Aug 12 04:38:03 PM PDT 24 2484264696 ps
T166 /workspace/coverage/default/42.sysrst_ctrl_ultra_low_pwr.3983619676 Aug 12 04:39:06 PM PDT 24 Aug 12 04:39:09 PM PDT 24 5336883105 ps
T593 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.1164275879 Aug 12 04:37:09 PM PDT 24 Aug 12 04:37:11 PM PDT 24 2493020313 ps
T594 /workspace/coverage/default/20.sysrst_ctrl_ec_pwr_on_rst.1850802883 Aug 12 04:38:02 PM PDT 24 Aug 12 04:38:14 PM PDT 24 4139448546 ps
T595 /workspace/coverage/default/37.sysrst_ctrl_stress_all.4094924934 Aug 12 04:38:48 PM PDT 24 Aug 12 04:39:00 PM PDT 24 9112514676 ps
T596 /workspace/coverage/default/44.sysrst_ctrl_stress_all_with_rand_reset.972016620 Aug 12 04:39:12 PM PDT 24 Aug 12 04:39:24 PM PDT 24 16661609950 ps
T597 /workspace/coverage/default/11.sysrst_ctrl_in_out_inverted.4018434808 Aug 12 04:37:27 PM PDT 24 Aug 12 04:37:31 PM PDT 24 2463303742 ps
T598 /workspace/coverage/default/19.sysrst_ctrl_ec_pwr_on_rst.526486301 Aug 12 04:38:02 PM PDT 24 Aug 12 04:38:14 PM PDT 24 4255863056 ps
T279 /workspace/coverage/default/6.sysrst_ctrl_stress_all.545006682 Aug 12 04:37:17 PM PDT 24 Aug 12 04:37:38 PM PDT 24 15900208503 ps
T599 /workspace/coverage/default/10.sysrst_ctrl_smoke.2551823286 Aug 12 04:37:27 PM PDT 24 Aug 12 04:37:29 PM PDT 24 2138893510 ps
T600 /workspace/coverage/default/32.sysrst_ctrl_alert_test.422282893 Aug 12 04:38:40 PM PDT 24 Aug 12 04:38:46 PM PDT 24 2012173117 ps
T601 /workspace/coverage/default/7.sysrst_ctrl_pin_override_test.3680347290 Aug 12 04:37:16 PM PDT 24 Aug 12 04:37:18 PM PDT 24 2535357471 ps
T602 /workspace/coverage/default/97.sysrst_ctrl_combo_detect_with_pre_cond.1398424361 Aug 12 04:39:35 PM PDT 24 Aug 12 04:42:25 PM PDT 24 67138884968 ps
T603 /workspace/coverage/default/36.sysrst_ctrl_alert_test.3100246170 Aug 12 04:38:47 PM PDT 24 Aug 12 04:38:53 PM PDT 24 2011308999 ps
T167 /workspace/coverage/default/46.sysrst_ctrl_stress_all.127120386 Aug 12 04:39:11 PM PDT 24 Aug 12 04:39:21 PM PDT 24 16213189391 ps
T340 /workspace/coverage/default/24.sysrst_ctrl_stress_all_with_rand_reset.766265524 Aug 12 04:38:09 PM PDT 24 Aug 12 04:38:19 PM PDT 24 14612468852 ps
T604 /workspace/coverage/default/32.sysrst_ctrl_pin_access_test.1498329334 Aug 12 04:38:32 PM PDT 24 Aug 12 04:38:38 PM PDT 24 2032325670 ps
T605 /workspace/coverage/default/12.sysrst_ctrl_auto_blk_key_output.3861412618 Aug 12 04:37:33 PM PDT 24 Aug 12 04:37:36 PM PDT 24 3491958124 ps
T606 /workspace/coverage/default/14.sysrst_ctrl_pin_override_test.140181169 Aug 12 04:37:43 PM PDT 24 Aug 12 04:37:45 PM PDT 24 2521643966 ps
T371 /workspace/coverage/default/0.sysrst_ctrl_stress_all.2459744936 Aug 12 04:36:52 PM PDT 24 Aug 12 04:45:29 PM PDT 24 204308351550 ps
T607 /workspace/coverage/default/0.sysrst_ctrl_flash_wr_prot_out.2345426237 Aug 12 04:36:53 PM PDT 24 Aug 12 04:36:59 PM PDT 24 2611567709 ps
T308 /workspace/coverage/default/44.sysrst_ctrl_combo_detect.1625778599 Aug 12 04:39:13 PM PDT 24 Aug 12 04:39:43 PM PDT 24 77270605222 ps
T608 /workspace/coverage/default/0.sysrst_ctrl_alert_test.4027832623 Aug 12 04:36:49 PM PDT 24 Aug 12 04:36:51 PM PDT 24 2034254974 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%