Unified Coverage Report :: Cond split page

Go back

 LINE       6677
 EXPRESSION (addr_hit[10] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T15,T3
1	1	0	Covered	T254,T255,T265
1	1	1	Covered	T3,T23,T33

 LINE       6680
 EXPRESSION (addr_hit[11] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T15,T3
1	1	0	Covered	T254,T266,T271
1	1	1	Covered	T3,T7,T8

 LINE       6682
 EXPRESSION (addr_hit[12] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T13,T14
1	1	0	Covered	T255,T261,T264
1	1	1	Covered	T13,T14,T24

 LINE       6695
 EXPRESSION (addr_hit[13] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T13,T14
1	1	0	Covered	T255,T261,T264
1	1	1	Covered	T5,T13,T14

 LINE       6712
 EXPRESSION (addr_hit[14] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T4,T5,T13
1	1	0	Covered	T255,T261,T264
1	1	1	Covered	T4,T5,T13

 LINE       6721
 EXPRESSION (addr_hit[15] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T14,T57
1	1	0	Covered	T264,T266,T259
1	1	1	Covered	T5,T14,T25

 LINE       6730
 EXPRESSION (addr_hit[17] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T1,T5,T2
1	1	0	Covered	T254,T255,T264
1	1	1	Covered	T1,T2,T6

 LINE       6745
 EXPRESSION (addr_hit[18] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T1,T5,T2
1	1	0	Covered	T254,T255,T264
1	1	1	Covered	T1,T2,T16

 LINE       6747
 EXPRESSION (addr_hit[19] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T26,T7
1	1	0	Covered	T264,T266,T269
1	1	1	Covered	T5,T26,T7

 LINE       6750
 EXPRESSION (addr_hit[20] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T26,T7
1	1	0	Covered	T254,T255,T264
1	1	1	Covered	T5,T26,T7

 LINE       6757
 EXPRESSION (addr_hit[21] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T7,T57
1	1	0	Covered	T261,T265,T266
1	1	1	Covered	T27,T9,T12

 LINE       6763
 EXPRESSION (addr_hit[22] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T7,T57
1	1	0	Covered	T254,T31,T261
1	1	1	Covered	T27,T9,T12

 LINE       6769
 EXPRESSION (addr_hit[23] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T7,T57
1	1	0	Covered	T254,T264,T265
1	1	1	Covered	T27,T9,T12

 LINE       6775
 EXPRESSION (addr_hit[24] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T7,T57
1	1	0	Covered	T254,T261,T266
1	1	1	Covered	T27,T9,T12

 LINE       6781
 EXPRESSION (addr_hit[25] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T57,T50
1	1	0	Covered	T255,T264,T266
1	1	1	Covered	T27,T9,T12

 LINE       6783
 EXPRESSION (addr_hit[26] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T57,T50
1	1	0	Covered	T255,T266,T271
1	1	1	Covered	T27,T9,T12

 LINE       6785
 EXPRESSION (addr_hit[27] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T57,T50
1	1	0	Covered	T254,T255,T261
1	1	1	Covered	T27,T9,T12

 LINE       6787
 EXPRESSION (addr_hit[28] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T57,T50
1	1	0	Covered	T254,T264,T265
1	1	1	Covered	T27,T9,T12

 LINE       6789
 EXPRESSION (addr_hit[29] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T16,T7
1	1	0	Covered	T254,T255,T261
1	1	1	Covered	T16,T7,T8

 LINE       6795
 EXPRESSION (addr_hit[30] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T7,T57
1	1	0	Covered	T273,T264,T266
1	1	1	Covered	T7,T8,T27

 LINE       6801
 EXPRESSION (addr_hit[31] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T7,T57
1	1	0	Covered	T254,T255,T261
1	1	1	Covered	T7,T8,T27

 LINE       6807
 EXPRESSION (addr_hit[32] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T16,T7
1	1	0	Covered	T255,T261,T264
1	1	1	Covered	T7,T8,T27

 LINE       6813
 EXPRESSION (addr_hit[33] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T16,T7
1	1	0	Covered	T255,T264,T265
1	1	1	Covered	T16,T7,T8

 LINE       6815
 EXPRESSION (addr_hit[34] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T16,T7
1	1	0	Covered	T254,T266,T274
1	1	1	Covered	T7,T8,T27

 LINE       6817
 EXPRESSION (addr_hit[35] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T7,T57
1	1	0	Covered	T254,T255,T264
1	1	1	Covered	T7,T8,T27

 LINE       6819
 EXPRESSION (addr_hit[36] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T7,T57
1	1	0	Covered	T24,T254,T261
1	1	1	Covered	T7,T8,T27

 LINE       6821
 EXPRESSION (addr_hit[37] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T16,T7
1	1	0	Covered	T255,T266,T274
1	1	1	Covered	T16,T7,T8

 LINE       6826
 EXPRESSION (addr_hit[38] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T7,T57
1	1	0	Covered	T254,T255,T261
1	1	1	Covered	T7,T8,T27

 LINE       6831
 EXPRESSION (addr_hit[39] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T16,T7
1	1	0	Covered	T254,T255,T265
1	1	1	Covered	T7,T8,T27

 LINE       6836
 EXPRESSION (addr_hit[40] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T7,T57
1	1	0	Covered	T254,T266,T269
1	1	1	Covered	T7,T8,T27

 LINE       6841
 EXPRESSION (addr_hit[41] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T5,T16,T7
1	1	0	Covered	T5,T255,T266
1	1	1	Covered	T7,T8,T9

 LINE       6850
 EXPRESSION (addr_hit[42] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T1,T5
1	0	1	Covered	T1,T5,T2
1	1	0	Covered	T264,T265,T266
1	1	1	Covered	T1,T2,T6

 LINE       7105
 EXPRESSION (reg_busy_sel | shadow_busy)
             ------1-----   -----2-----

-1-	-2-	Status	Tests
0	0	Covered	T4,T1,T5
0	1	Unreachable
1	0	Covered	T4,T1,T5