Assertions
dashboard | hierarchy | modlist | groups | tests | asserts
Assertions by Category
ASSERTPROPERTIESSEQUENCES
Total1028010
Category 01028010

Assertions by Severity
ASSERTPROPERTIESSEQUENCES
Total1028010
Severity 01028010

Summary for Assertions
NUMBERPERCENT
Total Number1028100.00
Uncovered60.58
Success102299.42
Failure00.00
Incomplete10.10
Without Attempts00.00

Summary for Cover Sequences
NUMBERPERCENT
Total Number10100.00
Uncovered00.00
All Matches10100.00
First Matches10100.00
Go previous page
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETE
tb.dut.tlul_assert_device.gen_assert_final[45].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[46].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[47].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[48].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[49].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[4].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[50].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[51].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[52].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[53].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[54].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[55].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[56].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[57].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[58].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[59].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[5].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[60].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[61].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[62].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[63].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[64].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[65].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[66].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[67].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[68].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[69].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[6].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[70].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[71].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[72].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[73].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[74].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[75].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[76].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[77].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[78].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[79].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[7].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[80].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[81].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[82].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[83].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[84].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[85].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[86].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[87].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[88].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[89].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[8].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[90].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[91].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[92].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[93].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[94].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[95].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[96].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[97].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[98].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[99].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_assert_final[9].noOutstandingReqsAtEndOfSim_A 0092092000
tb.dut.tlul_assert_device.gen_device.aDataKnown_M 001214224016329138900
tb.dut.tlul_assert_device.gen_device.addrSizeAlignedErr_A 001214223444576300
tb.dut.tlul_assert_device.gen_device.contigMask_M 0012142240161051661100
tb.dut.tlul_assert_device.gen_device.dDataKnown_A 00121422401618919500
tb.dut.tlul_assert_device.gen_device.legalAOpcodeErr_A 001214223444595300
tb.dut.tlul_assert_device.gen_device.legalAParam_M 0012142240161246807900
tb.dut.tlul_assert_device.gen_device.legalDParam_A 00121422401657836700
tb.dut.tlul_assert_device.gen_device.pendingReqPerSrc_M 0012142240161246807900
tb.dut.tlul_assert_device.gen_device.respMustHaveReq_A 00121422401657836700
tb.dut.tlul_assert_device.gen_device.respOpcode_A 00121422401657836700
tb.dut.tlul_assert_device.gen_device.respSzEqReqSz_A 00121422401657836700
tb.dut.tlul_assert_device.gen_device.sizeGTEMaskErr_A 001214223444366700
tb.dut.tlul_assert_device.gen_device.sizeMatchesMaskErr_A 001214223444344300
tb.dut.tlul_assert_device.p_dbw.TlDbw_A 0092092000
tb.dut.u_reg.en2addrHit 00121422344424581100
tb.dut.u_reg.reAfterRv 00121422344424581100
tb.dut.u_reg.rePulse 00121422344413081500
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.BusySrcReqChk_A 00121422344496193700
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.SrcAckBusyChk_A 001214223444109900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444109900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339109900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339104300
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444110700
tb.dut.u_reg.u_auto_block_out_ctl_cdc.BusySrcReqChk_A 00121422344486574200
tb.dut.u_reg.u_auto_block_out_ctl_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_auto_block_out_ctl_cdc.SrcAckBusyChk_A 00121422344498200
tb.dut.u_reg.u_auto_block_out_ctl_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00121422344498200
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00660933998200
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00660933992400
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00121422344499200
tb.dut.u_reg.u_chk.PayLoadWidthCheck 0092092000
tb.dut.u_reg.u_com_det_ctl_0_cdc.BusySrcReqChk_A 001214223444164656100
tb.dut.u_reg.u_com_det_ctl_0_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_det_ctl_0_cdc.SrcAckBusyChk_A 001214223444175700
tb.dut.u_reg.u_com_det_ctl_0_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444175700
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339175700
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339170100
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444176600
tb.dut.u_reg.u_com_det_ctl_1_cdc.BusySrcReqChk_A 001214223444164388600
tb.dut.u_reg.u_com_det_ctl_1_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_det_ctl_1_cdc.SrcAckBusyChk_A 001214223444173900
tb.dut.u_reg.u_com_det_ctl_1_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444173900
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339173900
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339168300
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444174900
tb.dut.u_reg.u_com_det_ctl_2_cdc.BusySrcReqChk_A 001214223444164319200
tb.dut.u_reg.u_com_det_ctl_2_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_det_ctl_2_cdc.SrcAckBusyChk_A 001214223444175600
tb.dut.u_reg.u_com_det_ctl_2_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444175600
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339175600
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339169800
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444176400
tb.dut.u_reg.u_com_det_ctl_3_cdc.BusySrcReqChk_A 001214223444161404300
tb.dut.u_reg.u_com_det_ctl_3_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_det_ctl_3_cdc.SrcAckBusyChk_A 001214223444173700
tb.dut.u_reg.u_com_det_ctl_3_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444173700
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339173700
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339167900
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444174500
tb.dut.u_reg.u_com_out_ctl_0_cdc.BusySrcReqChk_A 001214223444168287800
tb.dut.u_reg.u_com_out_ctl_0_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_out_ctl_0_cdc.SrcAckBusyChk_A 001214223444179400
tb.dut.u_reg.u_com_out_ctl_0_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444179400
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339179400
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339173700
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444180400
tb.dut.u_reg.u_com_out_ctl_1_cdc.BusySrcReqChk_A 001214223444160385100
tb.dut.u_reg.u_com_out_ctl_1_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_out_ctl_1_cdc.SrcAckBusyChk_A 001214223444172900
tb.dut.u_reg.u_com_out_ctl_1_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444172900
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339172900
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339167600
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444173900
tb.dut.u_reg.u_com_out_ctl_2_cdc.BusySrcReqChk_A 001214223444162588200
tb.dut.u_reg.u_com_out_ctl_2_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_out_ctl_2_cdc.SrcAckBusyChk_A 001214223444175900
tb.dut.u_reg.u_com_out_ctl_2_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444175900
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339175900
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339170400
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444176800
tb.dut.u_reg.u_com_out_ctl_3_cdc.BusySrcReqChk_A 001214223444158038000
tb.dut.u_reg.u_com_out_ctl_3_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_out_ctl_3_cdc.SrcAckBusyChk_A 001214223444172800
tb.dut.u_reg.u_com_out_ctl_3_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444172800
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339172800
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339167300
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444173600
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.BusySrcReqChk_A 001214223444110885700
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.SrcAckBusyChk_A 001214223444117400
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444117400
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339117400
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339111600
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444118500
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.BusySrcReqChk_A 001214223444107211000
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.SrcAckBusyChk_A 001214223444116400
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444116400
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339116400
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339110800
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444117300
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.BusySrcReqChk_A 001214223444106907800
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.SrcAckBusyChk_A 001214223444115000
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444115000
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339115000
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339109100
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444116100
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.BusySrcReqChk_A 001214223444109960300
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.SrcAckBusyChk_A 001214223444116900
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444116900
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339116900
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339111100
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444117700
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.BusySrcReqChk_A 001214223444719603900
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.SrcAckBusyChk_A 001214223444735700
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444735700
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339735700
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339729800
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444736500
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.BusySrcReqChk_A 001214223444687161200
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.SrcAckBusyChk_A 001214223444714900
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444714900
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339714900
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339709100
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444715800
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.BusySrcReqChk_A 001214223444671043400
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.SrcAckBusyChk_A 001214223444708500
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444708500
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339708500
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339702500
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444709300
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.BusySrcReqChk_A 001214223444678117800
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.SrcAckBusyChk_A 001214223444717900
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444717900
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339717900
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339711600
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444718700
tb.dut.u_reg.u_com_sel_ctl_0_cdc.BusySrcReqChk_A 001214223444780174000
tb.dut.u_reg.u_com_sel_ctl_0_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_sel_ctl_0_cdc.SrcAckBusyChk_A 001214223444797700
tb.dut.u_reg.u_com_sel_ctl_0_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444797700
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339797700
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339791900
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444798600
tb.dut.u_reg.u_com_sel_ctl_1_cdc.BusySrcReqChk_A 001214223444746567600
tb.dut.u_reg.u_com_sel_ctl_1_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_sel_ctl_1_cdc.SrcAckBusyChk_A 001214223444769500
tb.dut.u_reg.u_com_sel_ctl_1_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444769500
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339769500
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339763200
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444770500
tb.dut.u_reg.u_com_sel_ctl_2_cdc.BusySrcReqChk_A 001214223444732439000
tb.dut.u_reg.u_com_sel_ctl_2_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_sel_ctl_2_cdc.SrcAckBusyChk_A 001214223444768200
tb.dut.u_reg.u_com_sel_ctl_2_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444768200
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339768200
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339762300
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444769400
tb.dut.u_reg.u_com_sel_ctl_3_cdc.BusySrcReqChk_A 001214223444735361600
tb.dut.u_reg.u_com_sel_ctl_3_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_com_sel_ctl_3_cdc.SrcAckBusyChk_A 001214223444774200
tb.dut.u_reg.u_com_sel_ctl_3_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444774200
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339774200
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339768500
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444775300
tb.dut.u_reg.u_ec_rst_ctl_cdc.BusySrcReqChk_A 001214223444171907300
tb.dut.u_reg.u_ec_rst_ctl_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_ec_rst_ctl_cdc.SrcAckBusyChk_A 001214223444186200
tb.dut.u_reg.u_ec_rst_ctl_cdc.SrcBusyKnown_A 001214223444121376918400
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001214223444186200
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 006609339186200
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 006609339180600
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001214223444187300
tb.dut.u_reg.u_key_intr_ctl_cdc.BusySrcReqChk_A 00121422344487729200
tb.dut.u_reg.u_key_intr_ctl_cdc.DstReqKnown_A 006609339593634800
tb.dut.u_reg.u_key_intr_ctl_cdc.SrcAckBusyChk_A 00121422344494200
tb.dut.u_reg.u_key_intr_ctl_cdc.SrcBusyKnown_A 001214223444121376918400
Go next page
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%