Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
99.25 99.79 98.45 100.00 99.76 100.00 97.48


Total test records in report: 1261
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html

T1038 /workspace/coverage/default/222.uart_fifo_reset.2121228936 Feb 18 02:08:17 PM PST 24 Feb 18 02:08:46 PM PST 24 28320615796 ps
T1039 /workspace/coverage/default/8.uart_tx_rx.2090177505 Feb 18 02:03:56 PM PST 24 Feb 18 02:05:47 PM PST 24 52398154371 ps
T1040 /workspace/coverage/default/33.uart_tx_ovrd.4021160814 Feb 18 02:05:38 PM PST 24 Feb 18 02:05:51 PM PST 24 738256617 ps
T1041 /workspace/coverage/default/175.uart_fifo_reset.2482899554 Feb 18 02:07:52 PM PST 24 Feb 18 02:08:34 PM PST 24 83469992527 ps
T1042 /workspace/coverage/default/43.uart_fifo_full.1905796017 Feb 18 02:06:19 PM PST 24 Feb 18 02:06:37 PM PST 24 56204392513 ps
T1043 /workspace/coverage/default/93.uart_fifo_reset.4078617326 Feb 18 02:07:26 PM PST 24 Feb 18 02:08:06 PM PST 24 32916239461 ps
T1044 /workspace/coverage/default/1.uart_tx_ovrd.2191010120 Feb 18 02:03:33 PM PST 24 Feb 18 02:03:44 PM PST 24 703116618 ps
T1045 /workspace/coverage/default/18.uart_smoke.90079589 Feb 18 02:04:32 PM PST 24 Feb 18 02:04:37 PM PST 24 692410812 ps
T1046 /workspace/coverage/default/20.uart_smoke.2771264344 Feb 18 02:04:39 PM PST 24 Feb 18 02:04:44 PM PST 24 699927242 ps
T1047 /workspace/coverage/default/27.uart_tx_ovrd.3393205771 Feb 18 02:05:08 PM PST 24 Feb 18 02:05:20 PM PST 24 1261287168 ps
T1048 /workspace/coverage/default/3.uart_long_xfer_wo_dly.3565457096 Feb 18 02:03:39 PM PST 24 Feb 18 02:05:49 PM PST 24 76165013614 ps
T1049 /workspace/coverage/default/38.uart_smoke.4288397012 Feb 18 02:05:53 PM PST 24 Feb 18 02:06:01 PM PST 24 296172992 ps
T1050 /workspace/coverage/default/40.uart_smoke.283129825 Feb 18 02:06:06 PM PST 24 Feb 18 02:06:09 PM PST 24 682982383 ps
T1051 /workspace/coverage/default/42.uart_intr.1450167120 Feb 18 02:06:12 PM PST 24 Feb 18 02:07:33 PM PST 24 196654730728 ps
T251 /workspace/coverage/default/71.uart_stress_all_with_rand_reset.1878000708 Feb 18 02:07:06 PM PST 24 Feb 18 02:17:01 PM PST 24 208554543942 ps
T1052 /workspace/coverage/default/36.uart_loopback.4046041800 Feb 18 02:05:44 PM PST 24 Feb 18 02:06:04 PM PST 24 8480986985 ps
T1053 /workspace/coverage/default/115.uart_fifo_reset.3537056359 Feb 18 02:07:27 PM PST 24 Feb 18 02:07:51 PM PST 24 14479947256 ps
T1054 /workspace/coverage/default/14.uart_tx_ovrd.501030640 Feb 18 02:04:10 PM PST 24 Feb 18 02:04:21 PM PST 24 7512856161 ps
T1055 /workspace/coverage/default/40.uart_rx_parity_err.4123901713 Feb 18 02:06:03 PM PST 24 Feb 18 02:11:49 PM PST 24 358926740592 ps
T1056 /workspace/coverage/default/2.uart_fifo_full.3866174504 Feb 18 02:03:27 PM PST 24 Feb 18 02:04:14 PM PST 24 120475953643 ps
T1057 /workspace/coverage/default/3.uart_tx_ovrd.1707938014 Feb 18 02:03:37 PM PST 24 Feb 18 02:04:00 PM PST 24 7124634495 ps
T1058 /workspace/coverage/default/44.uart_fifo_overflow.3585883802 Feb 18 02:06:26 PM PST 24 Feb 18 02:06:58 PM PST 24 23870478743 ps
T331 /workspace/coverage/default/258.uart_fifo_reset.424467579 Feb 18 02:08:33 PM PST 24 Feb 18 02:09:24 PM PST 24 117872862886 ps
T1059 /workspace/coverage/default/11.uart_rx_parity_err.3607791313 Feb 18 02:04:10 PM PST 24 Feb 18 02:04:57 PM PST 24 55624282843 ps
T1060 /workspace/coverage/default/42.uart_fifo_overflow.31029958 Feb 18 02:06:08 PM PST 24 Feb 18 02:08:22 PM PST 24 94347525431 ps
T234 /workspace/coverage/default/88.uart_fifo_reset.2955070595 Feb 18 02:07:12 PM PST 24 Feb 18 02:07:48 PM PST 24 23078281333 ps
T1061 /workspace/coverage/default/22.uart_smoke.3370600367 Feb 18 02:04:41 PM PST 24 Feb 18 02:04:47 PM PST 24 473295812 ps
T319 /workspace/coverage/default/48.uart_stress_all.3170488833 Feb 18 02:06:58 PM PST 24 Feb 18 02:08:59 PM PST 24 309266836037 ps
T1062 /workspace/coverage/default/43.uart_perf.479713006 Feb 18 02:06:19 PM PST 24 Feb 18 02:07:52 PM PST 24 6056966624 ps
T1063 /workspace/coverage/default/46.uart_intr.1910614027 Feb 18 02:06:29 PM PST 24 Feb 18 02:07:35 PM PST 24 95751758372 ps
T1064 /workspace/coverage/default/36.uart_tx_ovrd.1079045680 Feb 18 02:05:44 PM PST 24 Feb 18 02:05:56 PM PST 24 1613918986 ps
T1065 /workspace/coverage/default/29.uart_fifo_full.2302984046 Feb 18 02:05:20 PM PST 24 Feb 18 02:10:51 PM PST 24 174950949001 ps
T1066 /workspace/coverage/default/6.uart_perf.1567025103 Feb 18 02:03:49 PM PST 24 Feb 18 02:10:13 PM PST 24 28070109443 ps
T1067 /workspace/coverage/default/134.uart_fifo_reset.3839449946 Feb 18 02:07:38 PM PST 24 Feb 18 02:08:27 PM PST 24 27395484588 ps
T1068 /workspace/coverage/default/33.uart_tx_rx.754898786 Feb 18 02:05:27 PM PST 24 Feb 18 02:05:48 PM PST 24 12896808477 ps
T1069 /workspace/coverage/default/7.uart_loopback.1560337431 Feb 18 02:04:05 PM PST 24 Feb 18 02:04:18 PM PST 24 7697535443 ps
T1070 /workspace/coverage/default/35.uart_noise_filter.2671910928 Feb 18 02:05:41 PM PST 24 Feb 18 02:05:59 PM PST 24 7687526463 ps
T1071 /workspace/coverage/default/26.uart_fifo_reset.4283845641 Feb 18 02:05:00 PM PST 24 Feb 18 02:05:24 PM PST 24 63566996795 ps
T1072 /workspace/coverage/default/7.uart_tx_ovrd.1387295881 Feb 18 02:03:44 PM PST 24 Feb 18 02:03:59 PM PST 24 1360650728 ps
T1073 /workspace/coverage/default/32.uart_fifo_overflow.4177164068 Feb 18 02:05:30 PM PST 24 Feb 18 02:05:48 PM PST 24 13752795237 ps
T1074 /workspace/coverage/default/13.uart_loopback.344840996 Feb 18 02:04:07 PM PST 24 Feb 18 02:04:15 PM PST 24 3800944446 ps
T1075 /workspace/coverage/default/0.uart_rx_start_bit_filter.2748850082 Feb 18 02:03:26 PM PST 24 Feb 18 02:03:32 PM PST 24 1507579723 ps
T327 /workspace/coverage/default/3.uart_fifo_reset.1607101748 Feb 18 02:03:38 PM PST 24 Feb 18 02:04:00 PM PST 24 9285576657 ps
T1076 /workspace/coverage/default/18.uart_intr.192742312 Feb 18 02:04:24 PM PST 24 Feb 18 02:05:10 PM PST 24 247301007055 ps
T1077 /workspace/coverage/default/18.uart_rx_start_bit_filter.3413510844 Feb 18 02:04:37 PM PST 24 Feb 18 02:04:48 PM PST 24 4994249992 ps
T1078 /workspace/coverage/default/213.uart_fifo_reset.3819717604 Feb 18 02:08:11 PM PST 24 Feb 18 02:10:30 PM PST 24 98397632380 ps
T1079 /workspace/coverage/default/34.uart_loopback.3214999247 Feb 18 02:05:37 PM PST 24 Feb 18 02:05:50 PM PST 24 4059600821 ps
T1080 /workspace/coverage/default/38.uart_rx_start_bit_filter.2164829828 Feb 18 02:05:53 PM PST 24 Feb 18 02:06:20 PM PST 24 49479015744 ps
T1081 /workspace/coverage/default/0.uart_loopback.459474368 Feb 18 02:03:25 PM PST 24 Feb 18 02:03:33 PM PST 24 6573382267 ps
T1082 /workspace/coverage/default/29.uart_rx_oversample.126253488 Feb 18 02:05:17 PM PST 24 Feb 18 02:05:35 PM PST 24 4830020343 ps
T1083 /workspace/coverage/default/13.uart_intr.3988491652 Feb 18 02:04:11 PM PST 24 Feb 18 02:19:33 PM PST 24 2302702181869 ps
T1084 /workspace/coverage/default/25.uart_long_xfer_wo_dly.1383968456 Feb 18 02:05:01 PM PST 24 Feb 18 02:09:43 PM PST 24 182229676248 ps
T1085 /workspace/coverage/default/42.uart_fifo_reset.1516079817 Feb 18 02:06:12 PM PST 24 Feb 18 02:07:07 PM PST 24 27752950743 ps
T1086 /workspace/coverage/default/241.uart_fifo_reset.2892338017 Feb 18 02:08:29 PM PST 24 Feb 18 02:08:46 PM PST 24 162034361426 ps
T1087 /workspace/coverage/default/150.uart_fifo_reset.343681060 Feb 18 02:07:31 PM PST 24 Feb 18 02:08:01 PM PST 24 165789860829 ps
T1088 /workspace/coverage/default/0.uart_fifo_reset.1557769832 Feb 18 02:03:24 PM PST 24 Feb 18 02:04:28 PM PST 24 43674319572 ps
T359 /workspace/coverage/default/47.uart_fifo_reset.4292826202 Feb 18 02:06:46 PM PST 24 Feb 18 02:07:20 PM PST 24 59508739967 ps
T1089 /workspace/coverage/default/187.uart_fifo_reset.1514102445 Feb 18 02:07:47 PM PST 24 Feb 18 02:10:23 PM PST 24 92831060962 ps
T337 /workspace/coverage/default/79.uart_fifo_reset.2584034370 Feb 18 02:07:13 PM PST 24 Feb 18 02:08:42 PM PST 24 48836019662 ps
T1090 /workspace/coverage/default/20.uart_rx_start_bit_filter.892518322 Feb 18 02:04:38 PM PST 24 Feb 18 02:04:45 PM PST 24 1423418470 ps
T1091 /workspace/coverage/default/183.uart_fifo_reset.2031266258 Feb 18 02:07:56 PM PST 24 Feb 18 02:08:07 PM PST 24 4615107498 ps
T1092 /workspace/coverage/default/3.uart_rx_start_bit_filter.275551455 Feb 18 02:03:38 PM PST 24 Feb 18 02:03:53 PM PST 24 3547599427 ps
T1093 /workspace/coverage/default/5.uart_tx_ovrd.910492814 Feb 18 02:03:48 PM PST 24 Feb 18 02:04:03 PM PST 24 2334262809 ps
T1094 /workspace/coverage/default/1.uart_rx_start_bit_filter.4019557089 Feb 18 02:03:31 PM PST 24 Feb 18 02:04:33 PM PST 24 40243842816 ps
T1095 /workspace/coverage/default/133.uart_fifo_reset.2143256170 Feb 18 02:07:33 PM PST 24 Feb 18 02:07:54 PM PST 24 89574568626 ps
T1096 /workspace/coverage/default/272.uart_fifo_reset.1068209990 Feb 18 02:08:32 PM PST 24 Feb 18 02:09:28 PM PST 24 160096862703 ps
T1097 /workspace/coverage/default/92.uart_stress_all_with_rand_reset.3327997169 Feb 18 02:07:17 PM PST 24 Feb 18 02:12:49 PM PST 24 113209652876 ps
T1098 /workspace/coverage/default/14.uart_perf.2623757227 Feb 18 02:04:07 PM PST 24 Feb 18 02:12:08 PM PST 24 19690451172 ps
T1099 /workspace/coverage/default/4.uart_tx_rx.592704318 Feb 18 02:03:32 PM PST 24 Feb 18 02:03:50 PM PST 24 10139793219 ps
T1100 /workspace/coverage/default/25.uart_stress_all.3950964019 Feb 18 02:05:00 PM PST 24 Feb 18 02:08:14 PM PST 24 141831994515 ps
T1101 /workspace/coverage/default/36.uart_long_xfer_wo_dly.438784348 Feb 18 02:05:42 PM PST 24 Feb 18 02:14:37 PM PST 24 137392137290 ps
T379 /workspace/coverage/default/268.uart_fifo_reset.1658619275 Feb 18 02:08:33 PM PST 24 Feb 18 02:09:19 PM PST 24 20047363777 ps
T1102 /workspace/coverage/default/3.uart_rx_oversample.486291628 Feb 18 02:03:40 PM PST 24 Feb 18 02:03:59 PM PST 24 1344100522 ps
T1103 /workspace/coverage/default/36.uart_fifo_overflow.4240196257 Feb 18 02:05:42 PM PST 24 Feb 18 02:06:08 PM PST 24 75278662321 ps
T1104 /workspace/coverage/default/27.uart_fifo_full.2597727240 Feb 18 02:05:00 PM PST 24 Feb 18 02:05:41 PM PST 24 27592684609 ps
T1105 /workspace/coverage/default/23.uart_tx_ovrd.881168651 Feb 18 02:04:46 PM PST 24 Feb 18 02:04:52 PM PST 24 1488812806 ps
T346 /workspace/coverage/default/132.uart_fifo_reset.3132129831 Feb 18 02:07:38 PM PST 24 Feb 18 02:07:55 PM PST 24 42347418388 ps
T1106 /workspace/coverage/default/72.uart_fifo_reset.2452249508 Feb 18 02:07:09 PM PST 24 Feb 18 02:07:50 PM PST 24 24183860669 ps
T62 /workspace/coverage/default/9.uart_stress_all_with_rand_reset.2794525413 Feb 18 02:04:00 PM PST 24 Feb 18 02:13:07 PM PST 24 177015215465 ps
T1107 /workspace/coverage/default/31.uart_tx_rx.71943712 Feb 18 02:05:18 PM PST 24 Feb 18 02:06:24 PM PST 24 150377595268 ps
T1108 /workspace/coverage/default/147.uart_fifo_reset.318370271 Feb 18 02:07:33 PM PST 24 Feb 18 02:08:06 PM PST 24 197617073349 ps
T1109 /workspace/coverage/default/49.uart_fifo_reset.2779909944 Feb 18 02:06:54 PM PST 24 Feb 18 02:07:12 PM PST 24 17313794380 ps
T1110 /workspace/coverage/default/8.uart_rx_start_bit_filter.3337407935 Feb 18 02:03:59 PM PST 24 Feb 18 02:04:07 PM PST 24 1918568862 ps
T1111 /workspace/coverage/default/173.uart_fifo_reset.1320134787 Feb 18 02:07:45 PM PST 24 Feb 18 02:09:03 PM PST 24 91882383200 ps
T1112 /workspace/coverage/default/5.uart_tx_rx.2255733365 Feb 18 02:03:42 PM PST 24 Feb 18 02:04:12 PM PST 24 18676278291 ps
T1113 /workspace/coverage/default/46.uart_fifo_full.1640006618 Feb 18 02:06:33 PM PST 24 Feb 18 02:07:50 PM PST 24 49734824343 ps
T1114 /workspace/coverage/default/45.uart_smoke.120540573 Feb 18 02:06:26 PM PST 24 Feb 18 02:06:32 PM PST 24 675527810 ps
T1115 /workspace/coverage/default/174.uart_fifo_reset.1938353626 Feb 18 02:07:47 PM PST 24 Feb 18 02:07:55 PM PST 24 25923637430 ps
T1116 /workspace/coverage/default/58.uart_fifo_reset.1245362408 Feb 18 02:07:02 PM PST 24 Feb 18 02:08:26 PM PST 24 182862848624 ps
T1117 /workspace/coverage/default/42.uart_rx_parity_err.2281832757 Feb 18 02:06:06 PM PST 24 Feb 18 02:06:49 PM PST 24 154208877766 ps
T1118 /workspace/coverage/default/248.uart_fifo_reset.123704799 Feb 18 02:08:23 PM PST 24 Feb 18 02:10:51 PM PST 24 95215707537 ps
T1119 /workspace/coverage/default/32.uart_long_xfer_wo_dly.822258639 Feb 18 02:05:26 PM PST 24 Feb 18 02:24:37 PM PST 24 168564705642 ps
T1120 /workspace/coverage/default/25.uart_fifo_reset.425106286 Feb 18 02:04:55 PM PST 24 Feb 18 02:06:13 PM PST 24 29071604366 ps
T322 /workspace/coverage/default/67.uart_fifo_reset.3720761634 Feb 18 02:07:10 PM PST 24 Feb 18 02:09:34 PM PST 24 95995974055 ps
T376 /workspace/coverage/default/31.uart_fifo_full.3697647139 Feb 18 02:05:27 PM PST 24 Feb 18 02:06:39 PM PST 24 143282031414 ps
T1121 /workspace/coverage/default/9.uart_noise_filter.996203209 Feb 18 02:03:54 PM PST 24 Feb 18 02:04:30 PM PST 24 16852504785 ps
T63 /workspace/coverage/cover_reg_top/19.uart_csr_rw.2374090655 Feb 18 12:37:50 PM PST 24 Feb 18 12:37:58 PM PST 24 130483183 ps
T1122 /workspace/coverage/cover_reg_top/11.uart_tl_errors.631519841 Feb 18 12:37:39 PM PST 24 Feb 18 12:37:47 PM PST 24 57778866 ps
T64 /workspace/coverage/cover_reg_top/6.uart_csr_rw.1960937134 Feb 18 12:37:35 PM PST 24 Feb 18 12:37:44 PM PST 24 65885590 ps
T1123 /workspace/coverage/cover_reg_top/17.uart_intr_test.456544401 Feb 18 12:37:58 PM PST 24 Feb 18 12:38:06 PM PST 24 20306540 ps
T78 /workspace/coverage/cover_reg_top/16.uart_tl_intg_err.3652722689 Feb 18 12:37:50 PM PST 24 Feb 18 12:37:59 PM PST 24 98187772 ps
T79 /workspace/coverage/cover_reg_top/1.uart_tl_intg_err.2895885537 Feb 18 12:37:29 PM PST 24 Feb 18 12:37:37 PM PST 24 337136471 ps
T80 /workspace/coverage/cover_reg_top/2.uart_tl_intg_err.634063473 Feb 18 12:37:31 PM PST 24 Feb 18 12:37:41 PM PST 24 74595130 ps
T1124 /workspace/coverage/cover_reg_top/0.uart_csr_mem_rw_with_rand_reset.1082305083 Feb 18 12:37:31 PM PST 24 Feb 18 12:37:41 PM PST 24 86406308 ps
T1125 /workspace/coverage/cover_reg_top/2.uart_intr_test.1503514549 Feb 18 12:37:30 PM PST 24 Feb 18 12:37:39 PM PST 24 30321670 ps
T1126 /workspace/coverage/cover_reg_top/47.uart_intr_test.4168771091 Feb 18 12:37:57 PM PST 24 Feb 18 12:38:05 PM PST 24 21331159 ps
T1127 /workspace/coverage/cover_reg_top/9.uart_csr_mem_rw_with_rand_reset.293810665 Feb 18 12:37:43 PM PST 24 Feb 18 12:37:50 PM PST 24 50051652 ps
T1128 /workspace/coverage/cover_reg_top/1.uart_csr_bit_bash.511349338 Feb 18 12:37:27 PM PST 24 Feb 18 12:37:34 PM PST 24 2715586833 ps
T1129 /workspace/coverage/cover_reg_top/8.uart_tl_errors.4036474271 Feb 18 12:37:39 PM PST 24 Feb 18 12:37:47 PM PST 24 28145346 ps
T70 /workspace/coverage/cover_reg_top/8.uart_csr_rw.3876976095 Feb 18 12:37:41 PM PST 24 Feb 18 12:37:47 PM PST 24 66790007 ps
T1130 /workspace/coverage/cover_reg_top/7.uart_csr_mem_rw_with_rand_reset.3532160064 Feb 18 12:37:39 PM PST 24 Feb 18 12:37:47 PM PST 24 124286026 ps
T1131 /workspace/coverage/cover_reg_top/4.uart_csr_aliasing.58871324 Feb 18 12:37:35 PM PST 24 Feb 18 12:37:44 PM PST 24 43840843 ps
T65 /workspace/coverage/cover_reg_top/2.uart_csr_rw.892634298 Feb 18 12:37:29 PM PST 24 Feb 18 12:37:37 PM PST 24 54014605 ps
T1132 /workspace/coverage/cover_reg_top/19.uart_intr_test.1513797432 Feb 18 12:37:50 PM PST 24 Feb 18 12:37:57 PM PST 24 13739504 ps
T68 /workspace/coverage/cover_reg_top/3.uart_csr_hw_reset.2608233699 Feb 18 12:37:39 PM PST 24 Feb 18 12:37:46 PM PST 24 63072467 ps
T69 /workspace/coverage/cover_reg_top/3.uart_csr_aliasing.3264593470 Feb 18 12:37:47 PM PST 24 Feb 18 12:37:53 PM PST 24 186557087 ps
T66 /workspace/coverage/cover_reg_top/3.uart_csr_rw.3192410635 Feb 18 12:37:47 PM PST 24 Feb 18 12:37:53 PM PST 24 20569282 ps
T1133 /workspace/coverage/cover_reg_top/17.uart_csr_mem_rw_with_rand_reset.2878952209 Feb 18 12:37:45 PM PST 24 Feb 18 12:37:52 PM PST 24 36689895 ps
T1134 /workspace/coverage/cover_reg_top/22.uart_intr_test.3611347426 Feb 18 12:37:52 PM PST 24 Feb 18 12:38:01 PM PST 24 36698595 ps
T1135 /workspace/coverage/cover_reg_top/13.uart_intr_test.4218973400 Feb 18 12:37:50 PM PST 24 Feb 18 12:37:58 PM PST 24 97159928 ps
T71 /workspace/coverage/cover_reg_top/18.uart_csr_rw.4257637455 Feb 18 12:37:50 PM PST 24 Feb 18 12:37:58 PM PST 24 21009853 ps
T83 /workspace/coverage/cover_reg_top/14.uart_tl_intg_err.599316843 Feb 18 12:37:48 PM PST 24 Feb 18 12:37:54 PM PST 24 340814916 ps
T1136 /workspace/coverage/cover_reg_top/10.uart_tl_errors.111179813 Feb 18 12:37:41 PM PST 24 Feb 18 12:37:49 PM PST 24 296039190 ps
T383 /workspace/coverage/cover_reg_top/10.uart_tl_intg_err.3581575853 Feb 18 12:37:40 PM PST 24 Feb 18 12:37:48 PM PST 24 1591018937 ps
T1137 /workspace/coverage/cover_reg_top/3.uart_csr_mem_rw_with_rand_reset.270314141 Feb 18 12:37:33 PM PST 24 Feb 18 12:37:44 PM PST 24 180248585 ps
T72 /workspace/coverage/cover_reg_top/9.uart_csr_rw.2975758735 Feb 18 12:37:38 PM PST 24 Feb 18 12:37:45 PM PST 24 13859931 ps
T1138 /workspace/coverage/cover_reg_top/44.uart_intr_test.298477687 Feb 18 12:37:56 PM PST 24 Feb 18 12:38:04 PM PST 24 13696110 ps
T1139 /workspace/coverage/cover_reg_top/16.uart_csr_rw.3961145576 Feb 18 12:37:52 PM PST 24 Feb 18 12:38:00 PM PST 24 46121135 ps
T73 /workspace/coverage/cover_reg_top/14.uart_csr_rw.1390139043 Feb 18 12:37:49 PM PST 24 Feb 18 12:37:56 PM PST 24 27506717 ps
T81 /workspace/coverage/cover_reg_top/15.uart_tl_intg_err.2259682060 Feb 18 12:37:55 PM PST 24 Feb 18 12:38:04 PM PST 24 134446143 ps
T74 /workspace/coverage/cover_reg_top/7.uart_csr_rw.4267985516 Feb 18 12:37:34 PM PST 24 Feb 18 12:37:43 PM PST 24 46663632 ps
T75 /workspace/coverage/cover_reg_top/13.uart_csr_rw.2458843445 Feb 18 12:37:49 PM PST 24 Feb 18 12:37:55 PM PST 24 11301228 ps
T1140 /workspace/coverage/cover_reg_top/38.uart_intr_test.3832265096 Feb 18 12:37:53 PM PST 24 Feb 18 12:38:02 PM PST 24 11137337 ps
T76 /workspace/coverage/cover_reg_top/19.uart_same_csr_outstanding.3048464658 Feb 18 12:37:48 PM PST 24 Feb 18 12:37:54 PM PST 24 33469788 ps
T1141 /workspace/coverage/cover_reg_top/10.uart_csr_mem_rw_with_rand_reset.211659988 Feb 18 12:37:40 PM PST 24 Feb 18 12:37:47 PM PST 24 42074735 ps
T1142 /workspace/coverage/cover_reg_top/12.uart_same_csr_outstanding.3990993455 Feb 18 12:37:43 PM PST 24 Feb 18 12:37:50 PM PST 24 33736978 ps
T1143 /workspace/coverage/cover_reg_top/13.uart_tl_errors.49010237 Feb 18 12:37:44 PM PST 24 Feb 18 12:37:50 PM PST 24 645233577 ps
T84 /workspace/coverage/cover_reg_top/11.uart_tl_intg_err.1331641764 Feb 18 12:37:41 PM PST 24 Feb 18 12:37:48 PM PST 24 346616151 ps
T1144 /workspace/coverage/cover_reg_top/13.uart_csr_mem_rw_with_rand_reset.1864203994 Feb 18 12:37:48 PM PST 24 Feb 18 12:37:56 PM PST 24 528142843 ps
T67 /workspace/coverage/cover_reg_top/12.uart_csr_rw.1548889969 Feb 18 12:37:43 PM PST 24 Feb 18 12:37:50 PM PST 24 27672446 ps
T1145 /workspace/coverage/cover_reg_top/4.uart_tl_errors.1903782326 Feb 18 12:37:34 PM PST 24 Feb 18 12:37:44 PM PST 24 194050745 ps
T1146 /workspace/coverage/cover_reg_top/17.uart_tl_errors.240840688 Feb 18 12:37:48 PM PST 24 Feb 18 12:37:56 PM PST 24 339925952 ps
T1147 /workspace/coverage/cover_reg_top/0.uart_csr_rw.488611758 Feb 18 12:37:21 PM PST 24 Feb 18 12:37:24 PM PST 24 38652306 ps
T1148 /workspace/coverage/cover_reg_top/43.uart_intr_test.2899751626 Feb 18 12:37:56 PM PST 24 Feb 18 12:38:04 PM PST 24 13392859 ps
T1149 /workspace/coverage/cover_reg_top/13.uart_same_csr_outstanding.4219168619 Feb 18 12:37:58 PM PST 24 Feb 18 12:38:06 PM PST 24 15550336 ps
T1150 /workspace/coverage/cover_reg_top/11.uart_csr_mem_rw_with_rand_reset.3843457931 Feb 18 12:37:47 PM PST 24 Feb 18 12:37:54 PM PST 24 250017387 ps
T1151 /workspace/coverage/cover_reg_top/1.uart_csr_hw_reset.2940643661 Feb 18 12:37:32 PM PST 24 Feb 18 12:37:41 PM PST 24 16490938 ps
T1152 /workspace/coverage/cover_reg_top/1.uart_csr_rw.1182577890 Feb 18 12:37:31 PM PST 24 Feb 18 12:37:40 PM PST 24 58471574 ps
T1153 /workspace/coverage/cover_reg_top/37.uart_intr_test.4082444254 Feb 18 12:37:54 PM PST 24 Feb 18 12:38:02 PM PST 24 45656214 ps
T1154 /workspace/coverage/cover_reg_top/4.uart_tl_intg_err.1961384961 Feb 18 12:37:39 PM PST 24 Feb 18 12:37:46 PM PST 24 57252988 ps
T1155 /workspace/coverage/cover_reg_top/26.uart_intr_test.1830685867 Feb 18 12:37:53 PM PST 24 Feb 18 12:38:02 PM PST 24 60265431 ps
T1156 /workspace/coverage/cover_reg_top/49.uart_intr_test.1310679929 Feb 18 12:37:56 PM PST 24 Feb 18 12:38:04 PM PST 24 14574053 ps
T1157 /workspace/coverage/cover_reg_top/14.uart_tl_errors.3877708885 Feb 18 12:37:48 PM PST 24 Feb 18 12:37:55 PM PST 24 26029500 ps
T1158 /workspace/coverage/cover_reg_top/17.uart_same_csr_outstanding.1909867007 Feb 18 12:37:48 PM PST 24 Feb 18 12:37:54 PM PST 24 23678761 ps
T85 /workspace/coverage/cover_reg_top/6.uart_tl_intg_err.3229603149 Feb 18 12:37:42 PM PST 24 Feb 18 12:37:49 PM PST 24 54127895 ps
T82 /workspace/coverage/cover_reg_top/17.uart_tl_intg_err.1676218589 Feb 18 12:37:47 PM PST 24 Feb 18 12:37:53 PM PST 24 736939049 ps
T1159 /workspace/coverage/cover_reg_top/0.uart_same_csr_outstanding.3492664371 Feb 18 12:37:27 PM PST 24 Feb 18 12:37:33 PM PST 24 37168845 ps
T1160 /workspace/coverage/cover_reg_top/3.uart_tl_errors.1310427852 Feb 18 12:37:32 PM PST 24 Feb 18 12:37:42 PM PST 24 155722887 ps
T1161 /workspace/coverage/cover_reg_top/7.uart_tl_errors.363538266 Feb 18 12:37:47 PM PST 24 Feb 18 12:37:55 PM PST 24 1437762168 ps
T1162 /workspace/coverage/cover_reg_top/17.uart_csr_rw.549604646 Feb 18 12:37:49 PM PST 24 Feb 18 12:37:55 PM PST 24 10921519 ps
T1163 /workspace/coverage/cover_reg_top/19.uart_tl_errors.2268027480 Feb 18 12:37:48 PM PST 24 Feb 18 12:37:55 PM PST 24 285278745 ps
T1164 /workspace/coverage/cover_reg_top/5.uart_csr_rw.3778977671 Feb 18 12:37:32 PM PST 24 Feb 18 12:37:41 PM PST 24 17679269 ps
T1165 /workspace/coverage/cover_reg_top/36.uart_intr_test.3836854815 Feb 18 12:37:54 PM PST 24 Feb 18 12:38:03 PM PST 24 17028770 ps
T1166 /workspace/coverage/cover_reg_top/4.uart_csr_bit_bash.719279280 Feb 18 12:37:39 PM PST 24 Feb 18 12:37:48 PM PST 24 344158201 ps
T1167 /workspace/coverage/cover_reg_top/5.uart_same_csr_outstanding.764858702 Feb 18 12:37:47 PM PST 24 Feb 18 12:37:53 PM PST 24 121933740 ps
T1168 /workspace/coverage/cover_reg_top/39.uart_intr_test.1284218625 Feb 18 12:37:56 PM PST 24 Feb 18 12:38:05 PM PST 24 43643793 ps
T1169 /workspace/coverage/cover_reg_top/6.uart_intr_test.1472875324 Feb 18 12:37:39 PM PST 24 Feb 18 12:37:46 PM PST 24 13863606 ps
T1170 /workspace/coverage/cover_reg_top/18.uart_csr_mem_rw_with_rand_reset.800645662 Feb 18 12:37:58 PM PST 24 Feb 18 12:38:08 PM PST 24 125437285 ps
T1171 /workspace/coverage/cover_reg_top/15.uart_tl_errors.265451392 Feb 18 12:37:55 PM PST 24 Feb 18 12:38:04 PM PST 24 213599510 ps
T1172 /workspace/coverage/cover_reg_top/8.uart_same_csr_outstanding.1389466959 Feb 18 12:37:41 PM PST 24 Feb 18 12:37:47 PM PST 24 20819938 ps
T1173 /workspace/coverage/cover_reg_top/4.uart_intr_test.3312199244 Feb 18 12:37:32 PM PST 24 Feb 18 12:37:41 PM PST 24 16840410 ps
T1174 /workspace/coverage/cover_reg_top/12.uart_csr_mem_rw_with_rand_reset.3558283514 Feb 18 12:37:43 PM PST 24 Feb 18 12:37:51 PM PST 24 56788523 ps
T1175 /workspace/coverage/cover_reg_top/1.uart_intr_test.3286786897 Feb 18 12:37:32 PM PST 24 Feb 18 12:37:41 PM PST 24 24684959 ps
T1176 /workspace/coverage/cover_reg_top/14.uart_intr_test.2353848045 Feb 18 12:37:58 PM PST 24 Feb 18 12:38:06 PM PST 24 13172615 ps
T1177 /workspace/coverage/cover_reg_top/2.uart_csr_hw_reset.3245882136 Feb 18 12:37:27 PM PST 24 Feb 18 12:37:33 PM PST 24 21755633 ps
T1178 /workspace/coverage/cover_reg_top/46.uart_intr_test.1225369390 Feb 18 12:37:55 PM PST 24 Feb 18 12:38:04 PM PST 24 12046598 ps
T1179 /workspace/coverage/cover_reg_top/14.uart_csr_mem_rw_with_rand_reset.69677874 Feb 18 12:37:50 PM PST 24 Feb 18 12:37:59 PM PST 24 37583346 ps
T1180 /workspace/coverage/cover_reg_top/1.uart_tl_errors.1439611860 Feb 18 12:37:31 PM PST 24 Feb 18 12:37:42 PM PST 24 164514763 ps
T1181 /workspace/coverage/cover_reg_top/15.uart_csr_mem_rw_with_rand_reset.4219247486 Feb 18 12:37:48 PM PST 24 Feb 18 12:37:55 PM PST 24 18800813 ps
T1182 /workspace/coverage/cover_reg_top/23.uart_intr_test.2586557348 Feb 18 12:37:46 PM PST 24 Feb 18 12:37:52 PM PST 24 92755087 ps
T1183 /workspace/coverage/cover_reg_top/10.uart_csr_rw.1554005132 Feb 18 12:37:42 PM PST 24 Feb 18 12:37:49 PM PST 24 13068443 ps
T1184 /workspace/coverage/cover_reg_top/15.uart_csr_rw.2876980110 Feb 18 12:37:49 PM PST 24 Feb 18 12:37:55 PM PST 24 45365223 ps
T1185 /workspace/coverage/cover_reg_top/35.uart_intr_test.4103924056 Feb 18 12:37:54 PM PST 24 Feb 18 12:38:03 PM PST 24 14147568 ps
T1186 /workspace/coverage/cover_reg_top/45.uart_intr_test.4193771187 Feb 18 12:37:55 PM PST 24 Feb 18 12:38:03 PM PST 24 15574647 ps
T1187 /workspace/coverage/cover_reg_top/0.uart_tl_intg_err.3197418949 Feb 18 12:37:24 PM PST 24 Feb 18 12:37:26 PM PST 24 40654475 ps
T1188 /workspace/coverage/cover_reg_top/16.uart_tl_errors.2315496406 Feb 18 12:37:48 PM PST 24 Feb 18 12:37:54 PM PST 24 73544175 ps
T1189 /workspace/coverage/cover_reg_top/12.uart_intr_test.3794663838 Feb 18 12:37:43 PM PST 24 Feb 18 12:37:50 PM PST 24 54156671 ps
T1190 /workspace/coverage/cover_reg_top/7.uart_tl_intg_err.3524158310 Feb 18 12:37:34 PM PST 24 Feb 18 12:37:44 PM PST 24 83558019 ps
T1191 /workspace/coverage/cover_reg_top/16.uart_csr_mem_rw_with_rand_reset.3001305590 Feb 18 12:37:52 PM PST 24 Feb 18 12:38:02 PM PST 24 212397652 ps
T1192 /workspace/coverage/cover_reg_top/28.uart_intr_test.1137239303 Feb 18 12:37:54 PM PST 24 Feb 18 12:38:02 PM PST 24 13150439 ps
T1193 /workspace/coverage/cover_reg_top/18.uart_tl_errors.2147729832 Feb 18 12:37:49 PM PST 24 Feb 18 12:37:58 PM PST 24 314059574 ps
T1194 /workspace/coverage/cover_reg_top/7.uart_same_csr_outstanding.1729193283 Feb 18 12:37:35 PM PST 24 Feb 18 12:37:44 PM PST 24 290466757 ps
T1195 /workspace/coverage/cover_reg_top/25.uart_intr_test.1558043278 Feb 18 12:37:51 PM PST 24 Feb 18 12:38:00 PM PST 24 23722936 ps
T1196 /workspace/coverage/cover_reg_top/11.uart_csr_rw.1617876150 Feb 18 12:37:42 PM PST 24 Feb 18 12:37:49 PM PST 24 15154483 ps
T1197 /workspace/coverage/cover_reg_top/27.uart_intr_test.3680088886 Feb 18 12:37:54 PM PST 24 Feb 18 12:38:02 PM PST 24 167119981 ps
T1198 /workspace/coverage/cover_reg_top/3.uart_same_csr_outstanding.2840971883 Feb 18 12:37:33 PM PST 24 Feb 18 12:37:43 PM PST 24 19253940 ps
T1199 /workspace/coverage/cover_reg_top/18.uart_intr_test.3001943822 Feb 18 12:37:46 PM PST 24 Feb 18 12:37:52 PM PST 24 21803349 ps
T1200 /workspace/coverage/cover_reg_top/18.uart_same_csr_outstanding.2434401182 Feb 18 12:37:50 PM PST 24 Feb 18 12:37:58 PM PST 24 69518601 ps
T1201 /workspace/coverage/cover_reg_top/8.uart_csr_mem_rw_with_rand_reset.2333899563 Feb 18 12:37:42 PM PST 24 Feb 18 12:37:50 PM PST 24 433879840 ps
T384 /workspace/coverage/cover_reg_top/5.uart_tl_intg_err.2983567843 Feb 18 12:37:35 PM PST 24 Feb 18 12:37:44 PM PST 24 95948058 ps
T385 /workspace/coverage/cover_reg_top/13.uart_tl_intg_err.2028231821 Feb 18 12:37:40 PM PST 24 Feb 18 12:37:47 PM PST 24 53741096 ps
T1202 /workspace/coverage/cover_reg_top/41.uart_intr_test.1090672082 Feb 18 12:37:55 PM PST 24 Feb 18 12:38:04 PM PST 24 17124707 ps
T1203 /workspace/coverage/cover_reg_top/48.uart_intr_test.3752496524 Feb 18 12:37:59 PM PST 24 Feb 18 12:38:07 PM PST 24 35278324 ps
T1204 /workspace/coverage/cover_reg_top/4.uart_same_csr_outstanding.95241097 Feb 18 12:37:42 PM PST 24 Feb 18 12:37:48 PM PST 24 34393477 ps
T1205 /workspace/coverage/cover_reg_top/21.uart_intr_test.2702471965 Feb 18 12:37:48 PM PST 24 Feb 18 12:37:55 PM PST 24 37535606 ps
T1206 /workspace/coverage/cover_reg_top/9.uart_intr_test.2733592302 Feb 18 12:37:38 PM PST 24 Feb 18 12:37:45 PM PST 24 15888597 ps
T1207 /workspace/coverage/cover_reg_top/6.uart_tl_errors.738589167 Feb 18 12:37:33 PM PST 24 Feb 18 12:37:43 PM PST 24 92161075 ps
T1208 /workspace/coverage/cover_reg_top/1.uart_csr_aliasing.1613382161 Feb 18 12:37:30 PM PST 24 Feb 18 12:37:39 PM PST 24 20999858 ps
T1209 /workspace/coverage/cover_reg_top/4.uart_csr_rw.1939439294 Feb 18 12:37:34 PM PST 24 Feb 18 12:37:43 PM PST 24 111570866 ps
T1210 /workspace/coverage/cover_reg_top/19.uart_tl_intg_err.507353054 Feb 18 12:37:50 PM PST 24 Feb 18 12:37:59 PM PST 24 53427280 ps
T1211 /workspace/coverage/cover_reg_top/10.uart_intr_test.268182951 Feb 18 12:37:43 PM PST 24 Feb 18 12:37:49 PM PST 24 23716963 ps
T1212 /workspace/coverage/cover_reg_top/9.uart_tl_intg_err.2928472871 Feb 18 12:37:40 PM PST 24 Feb 18 12:37:47 PM PST 24 90945109 ps
T1213 /workspace/coverage/cover_reg_top/2.uart_csr_aliasing.3927972905 Feb 18 12:37:30 PM PST 24 Feb 18 12:37:39 PM PST 24 60843558 ps
T1214 /workspace/coverage/cover_reg_top/11.uart_intr_test.2476701603 Feb 18 12:37:43 PM PST 24 Feb 18 12:37:49 PM PST 24 99651761 ps
T1215 /workspace/coverage/cover_reg_top/7.uart_intr_test.1930717707 Feb 18 12:37:37 PM PST 24 Feb 18 12:37:45 PM PST 24 15440204 ps
T1216 /workspace/coverage/cover_reg_top/2.uart_same_csr_outstanding.1461220050 Feb 18 12:37:32 PM PST 24 Feb 18 12:37:41 PM PST 24 62137536 ps
T1217 /workspace/coverage/cover_reg_top/24.uart_intr_test.2408607509 Feb 18 12:37:53 PM PST 24 Feb 18 12:38:02 PM PST 24 14900294 ps
T1218 /workspace/coverage/cover_reg_top/9.uart_same_csr_outstanding.2689365248 Feb 18 12:37:39 PM PST 24 Feb 18 12:37:46 PM PST 24 208385668 ps
T1219 /workspace/coverage/cover_reg_top/12.uart_tl_errors.176205800 Feb 18 12:37:42 PM PST 24 Feb 18 12:37:50 PM PST 24 40238875 ps
T1220 /workspace/coverage/cover_reg_top/18.uart_tl_intg_err.2561870685 Feb 18 12:37:58 PM PST 24 Feb 18 12:38:07 PM PST 24 51891046 ps
T1221 /workspace/coverage/cover_reg_top/5.uart_csr_mem_rw_with_rand_reset.1165796738 Feb 18 12:37:47 PM PST 24 Feb 18 12:37:54 PM PST 24 177274358 ps
T1222 /workspace/coverage/cover_reg_top/15.uart_same_csr_outstanding.4248223165 Feb 18 12:37:53 PM PST 24 Feb 18 12:38:02 PM PST 24 18361190 ps
T1223 /workspace/coverage/cover_reg_top/9.uart_tl_errors.1495776218 Feb 18 12:37:39 PM PST 24 Feb 18 12:37:47 PM PST 24 85684391 ps
T1224 /workspace/coverage/cover_reg_top/0.uart_csr_aliasing.3969249849 Feb 18 12:37:20 PM PST 24 Feb 18 12:37:22 PM PST 24 43522160 ps
T1225 /workspace/coverage/cover_reg_top/2.uart_csr_bit_bash.4038015212 Feb 18 12:37:32 PM PST 24 Feb 18 12:37:42 PM PST 24 347339259 ps
T1226 /workspace/coverage/cover_reg_top/42.uart_intr_test.3082030167 Feb 18 12:37:57 PM PST 24 Feb 18 12:38:05 PM PST 24 16322147 ps
T1227 /workspace/coverage/cover_reg_top/32.uart_intr_test.4247500191 Feb 18 12:37:52 PM PST 24 Feb 18 12:38:01 PM PST 24 17727884 ps
T1228 /workspace/coverage/cover_reg_top/20.uart_intr_test.493050547 Feb 18 12:37:51 PM PST 24 Feb 18 12:38:00 PM PST 24 48167030 ps
T1229 /workspace/coverage/cover_reg_top/4.uart_csr_hw_reset.471978338 Feb 18 12:37:37 PM PST 24 Feb 18 12:37:45 PM PST 24 1051070510 ps
T1230 /workspace/coverage/cover_reg_top/8.uart_intr_test.1038867464 Feb 18 12:37:42 PM PST 24 Feb 18 12:37:49 PM PST 24 13593529 ps
T1231 /workspace/coverage/cover_reg_top/1.uart_csr_mem_rw_with_rand_reset.865846001 Feb 18 12:37:27 PM PST 24 Feb 18 12:37:35 PM PST 24 204821535 ps
T1232 /workspace/coverage/cover_reg_top/11.uart_same_csr_outstanding.3935403170 Feb 18 12:37:39 PM PST 24 Feb 18 12:37:46 PM PST 24 22182749 ps
T1233 /workspace/coverage/cover_reg_top/34.uart_intr_test.1094548143 Feb 18 12:37:55 PM PST 24 Feb 18 12:38:04 PM PST 24 46829118 ps
T1234 /workspace/coverage/cover_reg_top/4.uart_csr_mem_rw_with_rand_reset.2460003445 Feb 18 12:37:35 PM PST 24 Feb 18 12:37:45 PM PST 24 43275176 ps
T1235 /workspace/coverage/cover_reg_top/8.uart_tl_intg_err.3289001871 Feb 18 12:37:38 PM PST 24 Feb 18 12:37:46 PM PST 24 251129839 ps
T1236 /workspace/coverage/cover_reg_top/0.uart_csr_hw_reset.1883095691 Feb 18 12:37:23 PM PST 24 Feb 18 12:37:25 PM PST 24 55828660 ps
T1237 /workspace/coverage/cover_reg_top/33.uart_intr_test.2240514996 Feb 18 12:37:52 PM PST 24 Feb 18 12:38:01 PM PST 24 15700908 ps
T1238 /workspace/coverage/cover_reg_top/5.uart_intr_test.2976017092 Feb 18 12:37:34 PM PST 24 Feb 18 12:37:43 PM PST 24 14096049 ps
T1239 /workspace/coverage/cover_reg_top/15.uart_intr_test.633330451 Feb 18 12:37:47 PM PST 24 Feb 18 12:37:53 PM PST 24 17743419 ps
T1240 /workspace/coverage/cover_reg_top/3.uart_csr_bit_bash.4235192047 Feb 18 12:37:42 PM PST 24 Feb 18 12:37:50 PM PST 24 57366206 ps
T1241 /workspace/coverage/cover_reg_top/16.uart_intr_test.2377055168 Feb 18 12:37:48 PM PST 24 Feb 18 12:37:54 PM PST 24 13658450 ps
T1242 /workspace/coverage/cover_reg_top/5.uart_tl_errors.1784004939 Feb 18 12:37:35 PM PST 24 Feb 18 12:37:45 PM PST 24 305572591 ps
T1243 /workspace/coverage/cover_reg_top/6.uart_same_csr_outstanding.3631366751 Feb 18 12:37:32 PM PST 24 Feb 18 12:37:41 PM PST 24 14227467 ps
T1244 /workspace/coverage/cover_reg_top/6.uart_csr_mem_rw_with_rand_reset.4250306447 Feb 18 12:37:47 PM PST 24 Feb 18 12:37:54 PM PST 24 128265373 ps
T1245 /workspace/coverage/cover_reg_top/0.uart_tl_errors.4203840014 Feb 18 12:37:21 PM PST 24 Feb 18 12:37:24 PM PST 24 77717568 ps
T1246 /workspace/coverage/cover_reg_top/19.uart_csr_mem_rw_with_rand_reset.1558623089 Feb 18 12:37:50 PM PST 24 Feb 18 12:37:59 PM PST 24 446417677 ps
T1247 /workspace/coverage/cover_reg_top/0.uart_csr_bit_bash.2751342998 Feb 18 12:37:22 PM PST 24 Feb 18 12:37:26 PM PST 24 1038360640 ps
T1248 /workspace/coverage/cover_reg_top/2.uart_csr_mem_rw_with_rand_reset.3238482356 Feb 18 12:37:30 PM PST 24 Feb 18 12:37:40 PM PST 24 65572645 ps
T1249 /workspace/coverage/cover_reg_top/29.uart_intr_test.3782428967 Feb 18 12:37:50 PM PST 24 Feb 18 12:37:57 PM PST 24 40841639 ps
T1250 /workspace/coverage/cover_reg_top/12.uart_tl_intg_err.2254410771 Feb 18 12:37:41 PM PST 24 Feb 18 12:37:48 PM PST 24 71378426 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%