Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
99.27 99.27 97.95 100.00 98.80 100.00 99.59


Total test records in report: 1320
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html

T1034 /workspace/coverage/default/107.uart_fifo_reset.593941022 Mar 31 03:25:52 PM PDT 24 Mar 31 03:26:23 PM PDT 24 53557512510 ps
T1035 /workspace/coverage/default/27.uart_stress_all_with_rand_reset.1902228022 Mar 31 03:21:01 PM PDT 24 Mar 31 03:22:51 PM PDT 24 17687030902 ps
T1036 /workspace/coverage/default/134.uart_fifo_reset.3611935820 Mar 31 03:26:16 PM PDT 24 Mar 31 03:27:46 PM PDT 24 52946033108 ps
T1037 /workspace/coverage/default/6.uart_rx_start_bit_filter.3743594742 Mar 31 03:16:15 PM PDT 24 Mar 31 03:16:36 PM PDT 24 50915163556 ps
T1038 /workspace/coverage/default/211.uart_fifo_reset.1195759217 Mar 31 03:27:24 PM PDT 24 Mar 31 03:28:07 PM PDT 24 25473151141 ps
T1039 /workspace/coverage/default/8.uart_stress_all_with_rand_reset.641644818 Mar 31 03:16:51 PM PDT 24 Mar 31 03:26:51 PM PDT 24 32676558159 ps
T1040 /workspace/coverage/default/43.uart_stress_all_with_rand_reset.1866637943 Mar 31 03:23:37 PM PDT 24 Mar 31 03:32:14 PM PDT 24 177413372303 ps
T1041 /workspace/coverage/default/152.uart_fifo_reset.1488599217 Mar 31 03:26:34 PM PDT 24 Mar 31 03:29:21 PM PDT 24 152600684588 ps
T1042 /workspace/coverage/default/21.uart_rx_start_bit_filter.1582053375 Mar 31 03:19:32 PM PDT 24 Mar 31 03:19:36 PM PDT 24 4799755237 ps
T1043 /workspace/coverage/default/199.uart_fifo_reset.4288620318 Mar 31 03:27:08 PM PDT 24 Mar 31 03:27:23 PM PDT 24 35403015591 ps
T73 /workspace/coverage/default/0.uart_sec_cm.3838101923 Mar 31 03:14:21 PM PDT 24 Mar 31 03:14:22 PM PDT 24 543566520 ps
T1044 /workspace/coverage/default/40.uart_rx_start_bit_filter.475618691 Mar 31 03:23:03 PM PDT 24 Mar 31 03:23:08 PM PDT 24 5498828042 ps
T1045 /workspace/coverage/default/9.uart_fifo_reset.2651280346 Mar 31 03:17:05 PM PDT 24 Mar 31 03:17:36 PM PDT 24 20560705159 ps
T1046 /workspace/coverage/default/42.uart_rx_parity_err.1625944714 Mar 31 03:23:21 PM PDT 24 Mar 31 03:25:40 PM PDT 24 77694345748 ps
T1047 /workspace/coverage/default/12.uart_stress_all.1872231325 Mar 31 03:17:50 PM PDT 24 Mar 31 03:26:58 PM PDT 24 423485054908 ps
T1048 /workspace/coverage/default/52.uart_fifo_reset.3426325336 Mar 31 03:24:40 PM PDT 24 Mar 31 03:25:57 PM PDT 24 42328357760 ps
T1049 /workspace/coverage/default/240.uart_fifo_reset.1779992128 Mar 31 03:27:37 PM PDT 24 Mar 31 03:27:55 PM PDT 24 9227999660 ps
T1050 /workspace/coverage/default/295.uart_fifo_reset.4012042286 Mar 31 03:28:10 PM PDT 24 Mar 31 03:30:45 PM PDT 24 136931858311 ps
T1051 /workspace/coverage/default/35.uart_tx_rx.2553099294 Mar 31 03:22:11 PM PDT 24 Mar 31 03:23:50 PM PDT 24 24920045303 ps
T1052 /workspace/coverage/default/93.uart_stress_all_with_rand_reset.880392114 Mar 31 03:25:33 PM PDT 24 Mar 31 03:46:29 PM PDT 24 83282464998 ps
T1053 /workspace/coverage/default/15.uart_rx_start_bit_filter.3697082997 Mar 31 03:18:23 PM PDT 24 Mar 31 03:18:29 PM PDT 24 3622190246 ps
T1054 /workspace/coverage/default/26.uart_loopback.4204575050 Mar 31 03:20:40 PM PDT 24 Mar 31 03:20:44 PM PDT 24 2364338752 ps
T1055 /workspace/coverage/default/37.uart_rx_parity_err.1297620581 Mar 31 03:22:33 PM PDT 24 Mar 31 03:22:52 PM PDT 24 25344964499 ps
T1056 /workspace/coverage/default/49.uart_perf.107537363 Mar 31 03:24:34 PM PDT 24 Mar 31 03:36:34 PM PDT 24 12172143241 ps
T1057 /workspace/coverage/default/183.uart_fifo_reset.2718896171 Mar 31 03:26:55 PM PDT 24 Mar 31 03:28:10 PM PDT 24 166734254919 ps
T1058 /workspace/coverage/default/32.uart_rx_parity_err.3833989077 Mar 31 03:21:43 PM PDT 24 Mar 31 03:23:51 PM PDT 24 167799579240 ps
T1059 /workspace/coverage/default/42.uart_fifo_reset.3237754039 Mar 31 03:23:16 PM PDT 24 Mar 31 03:23:32 PM PDT 24 31829277411 ps
T1060 /workspace/coverage/default/5.uart_intr.3893928134 Mar 31 03:16:02 PM PDT 24 Mar 31 03:16:09 PM PDT 24 15680054925 ps
T1061 /workspace/coverage/default/190.uart_fifo_reset.3716321352 Mar 31 03:27:00 PM PDT 24 Mar 31 03:28:24 PM PDT 24 200890633747 ps
T1062 /workspace/coverage/default/29.uart_stress_all.2827091282 Mar 31 03:21:23 PM PDT 24 Mar 31 03:27:59 PM PDT 24 149457431617 ps
T1063 /workspace/coverage/default/17.uart_long_xfer_wo_dly.2071253692 Mar 31 03:18:51 PM PDT 24 Mar 31 03:26:57 PM PDT 24 197553714643 ps
T212 /workspace/coverage/default/119.uart_fifo_reset.2654782050 Mar 31 03:26:05 PM PDT 24 Mar 31 03:28:22 PM PDT 24 133935117599 ps
T1064 /workspace/coverage/default/151.uart_fifo_reset.2945603354 Mar 31 03:26:34 PM PDT 24 Mar 31 03:27:02 PM PDT 24 58752954326 ps
T1065 /workspace/coverage/default/40.uart_tx_ovrd.3793259240 Mar 31 03:23:04 PM PDT 24 Mar 31 03:23:05 PM PDT 24 877091899 ps
T1066 /workspace/coverage/default/19.uart_rx_start_bit_filter.1385442988 Mar 31 03:19:17 PM PDT 24 Mar 31 03:19:18 PM PDT 24 2733052114 ps
T1067 /workspace/coverage/default/42.uart_stress_all_with_rand_reset.764445984 Mar 31 03:23:25 PM PDT 24 Mar 31 03:24:34 PM PDT 24 6075395903 ps
T1068 /workspace/coverage/default/9.uart_intr.922177650 Mar 31 03:17:04 PM PDT 24 Mar 31 03:17:26 PM PDT 24 39142919101 ps
T1069 /workspace/coverage/default/96.uart_fifo_reset.3081761087 Mar 31 03:25:40 PM PDT 24 Mar 31 03:26:55 PM PDT 24 96931879952 ps
T1070 /workspace/coverage/default/15.uart_fifo_overflow.2289290886 Mar 31 03:18:17 PM PDT 24 Mar 31 03:18:35 PM PDT 24 45689701130 ps
T1071 /workspace/coverage/default/10.uart_loopback.3530534163 Mar 31 03:17:23 PM PDT 24 Mar 31 03:17:45 PM PDT 24 10121029954 ps
T241 /workspace/coverage/default/285.uart_fifo_reset.2102854421 Mar 31 03:28:05 PM PDT 24 Mar 31 03:28:44 PM PDT 24 19630315420 ps
T1072 /workspace/coverage/default/38.uart_rx_start_bit_filter.2856914303 Mar 31 03:22:45 PM PDT 24 Mar 31 03:22:48 PM PDT 24 3878187516 ps
T1073 /workspace/coverage/default/39.uart_stress_all.834483448 Mar 31 03:22:52 PM PDT 24 Mar 31 03:29:31 PM PDT 24 518342074066 ps
T1074 /workspace/coverage/default/45.uart_smoke.2090571978 Mar 31 03:23:46 PM PDT 24 Mar 31 03:23:58 PM PDT 24 5455218675 ps
T1075 /workspace/coverage/default/3.uart_stress_all.2783578277 Mar 31 03:15:35 PM PDT 24 Mar 31 03:21:52 PM PDT 24 414738618719 ps
T1076 /workspace/coverage/default/269.uart_fifo_reset.4266468933 Mar 31 03:27:52 PM PDT 24 Mar 31 03:28:12 PM PDT 24 18341413859 ps
T1077 /workspace/coverage/default/171.uart_fifo_reset.3071841537 Mar 31 03:26:50 PM PDT 24 Mar 31 03:28:10 PM PDT 24 97632615175 ps
T1078 /workspace/coverage/default/13.uart_tx_rx.2500033957 Mar 31 03:17:50 PM PDT 24 Mar 31 03:19:05 PM PDT 24 105168344029 ps
T1079 /workspace/coverage/default/22.uart_fifo_reset.2860330996 Mar 31 03:19:43 PM PDT 24 Mar 31 03:20:04 PM PDT 24 45732782815 ps
T1080 /workspace/coverage/default/20.uart_stress_all_with_rand_reset.2181841777 Mar 31 03:19:23 PM PDT 24 Mar 31 03:34:39 PM PDT 24 61855871822 ps
T1081 /workspace/coverage/default/26.uart_tx_ovrd.2943750603 Mar 31 03:20:40 PM PDT 24 Mar 31 03:20:43 PM PDT 24 965635067 ps
T1082 /workspace/coverage/default/6.uart_smoke.805921113 Mar 31 03:16:16 PM PDT 24 Mar 31 03:16:18 PM PDT 24 688822560 ps
T1083 /workspace/coverage/default/19.uart_loopback.2163073520 Mar 31 03:19:15 PM PDT 24 Mar 31 03:19:21 PM PDT 24 8974265573 ps
T1084 /workspace/coverage/default/15.uart_perf.1133248357 Mar 31 03:18:31 PM PDT 24 Mar 31 03:20:48 PM PDT 24 12065960962 ps
T1085 /workspace/coverage/default/219.uart_fifo_reset.592555129 Mar 31 03:27:26 PM PDT 24 Mar 31 03:27:56 PM PDT 24 31847162416 ps
T1086 /workspace/coverage/default/40.uart_intr.4023693682 Mar 31 03:22:58 PM PDT 24 Mar 31 03:23:11 PM PDT 24 11217266714 ps
T1087 /workspace/coverage/default/27.uart_smoke.2380376439 Mar 31 03:20:47 PM PDT 24 Mar 31 03:21:04 PM PDT 24 5763742892 ps
T1088 /workspace/coverage/default/46.uart_fifo_full.1902858256 Mar 31 03:23:59 PM PDT 24 Mar 31 03:24:35 PM PDT 24 20768178569 ps
T1089 /workspace/coverage/default/36.uart_stress_all_with_rand_reset.2036310883 Mar 31 03:22:29 PM PDT 24 Mar 31 03:38:37 PM PDT 24 587905877708 ps
T240 /workspace/coverage/default/239.uart_fifo_reset.1830643722 Mar 31 03:27:35 PM PDT 24 Mar 31 03:27:48 PM PDT 24 14562088805 ps
T1090 /workspace/coverage/default/28.uart_fifo_full.23404836 Mar 31 03:21:05 PM PDT 24 Mar 31 03:23:53 PM PDT 24 112525335423 ps
T1091 /workspace/coverage/default/1.uart_fifo_overflow.3683711029 Mar 31 03:14:29 PM PDT 24 Mar 31 03:15:39 PM PDT 24 77195586780 ps
T1092 /workspace/coverage/default/29.uart_stress_all_with_rand_reset.76435234 Mar 31 03:21:20 PM PDT 24 Mar 31 03:32:42 PM PDT 24 69050313681 ps
T1093 /workspace/coverage/default/42.uart_perf.3352987419 Mar 31 03:23:24 PM PDT 24 Mar 31 03:33:39 PM PDT 24 12698227176 ps
T1094 /workspace/coverage/default/3.uart_loopback.2893702731 Mar 31 03:15:29 PM PDT 24 Mar 31 03:15:35 PM PDT 24 3432634788 ps
T1095 /workspace/coverage/default/238.uart_fifo_reset.19499268 Mar 31 03:27:36 PM PDT 24 Mar 31 03:28:37 PM PDT 24 172460337824 ps
T206 /workspace/coverage/default/32.uart_fifo_reset.1154423521 Mar 31 03:21:37 PM PDT 24 Mar 31 03:21:54 PM PDT 24 75096319681 ps
T54 /workspace/coverage/default/47.uart_stress_all_with_rand_reset.870891610 Mar 31 03:24:16 PM PDT 24 Mar 31 03:32:48 PM PDT 24 70247946080 ps
T1096 /workspace/coverage/default/23.uart_perf.271812368 Mar 31 03:20:11 PM PDT 24 Mar 31 03:29:27 PM PDT 24 9097365275 ps
T1097 /workspace/coverage/default/43.uart_fifo_full.2179694141 Mar 31 03:23:28 PM PDT 24 Mar 31 03:25:59 PM PDT 24 110285834432 ps
T1098 /workspace/coverage/default/25.uart_tx_rx.858523472 Mar 31 03:20:22 PM PDT 24 Mar 31 03:21:04 PM PDT 24 46506739065 ps
T1099 /workspace/coverage/default/34.uart_loopback.3103276927 Mar 31 03:22:06 PM PDT 24 Mar 31 03:22:09 PM PDT 24 2425993713 ps
T1100 /workspace/coverage/default/2.uart_stress_all_with_rand_reset.3308021514 Mar 31 03:14:59 PM PDT 24 Mar 31 03:29:26 PM PDT 24 261943440102 ps
T1101 /workspace/coverage/default/7.uart_fifo_full.849253695 Mar 31 03:16:29 PM PDT 24 Mar 31 03:16:50 PM PDT 24 25936261663 ps
T1102 /workspace/coverage/default/22.uart_stress_all_with_rand_reset.2138764009 Mar 31 03:19:49 PM PDT 24 Mar 31 03:25:14 PM PDT 24 205145753613 ps
T1103 /workspace/coverage/default/130.uart_fifo_reset.2068939110 Mar 31 03:26:10 PM PDT 24 Mar 31 03:26:14 PM PDT 24 9209671423 ps
T1104 /workspace/coverage/default/98.uart_stress_all_with_rand_reset.1824720621 Mar 31 03:25:48 PM PDT 24 Mar 31 03:31:46 PM PDT 24 69876429681 ps
T1105 /workspace/coverage/default/32.uart_tx_ovrd.3713826812 Mar 31 03:21:50 PM PDT 24 Mar 31 03:21:51 PM PDT 24 827013793 ps
T1106 /workspace/coverage/default/43.uart_smoke.1760048503 Mar 31 03:23:29 PM PDT 24 Mar 31 03:23:44 PM PDT 24 6255831444 ps
T1107 /workspace/coverage/default/10.uart_rx_parity_err.560941494 Mar 31 03:17:23 PM PDT 24 Mar 31 03:18:14 PM PDT 24 127966143417 ps
T1108 /workspace/coverage/default/17.uart_loopback.374178954 Mar 31 03:18:51 PM PDT 24 Mar 31 03:19:00 PM PDT 24 4993312046 ps
T1109 /workspace/coverage/default/6.uart_tx_ovrd.150824930 Mar 31 03:16:17 PM PDT 24 Mar 31 03:16:20 PM PDT 24 881998454 ps
T1110 /workspace/coverage/default/153.uart_fifo_reset.318167220 Mar 31 03:26:35 PM PDT 24 Mar 31 03:26:47 PM PDT 24 43414952488 ps
T1111 /workspace/coverage/default/46.uart_stress_all_with_rand_reset.2738412125 Mar 31 03:24:06 PM PDT 24 Mar 31 03:30:41 PM PDT 24 76162904174 ps
T1112 /workspace/coverage/default/111.uart_fifo_reset.890045987 Mar 31 03:25:58 PM PDT 24 Mar 31 03:26:19 PM PDT 24 12213461262 ps
T1113 /workspace/coverage/default/45.uart_fifo_overflow.627777904 Mar 31 03:23:47 PM PDT 24 Mar 31 03:24:34 PM PDT 24 113304656601 ps
T1114 /workspace/coverage/default/70.uart_fifo_reset.334328238 Mar 31 03:25:03 PM PDT 24 Mar 31 03:25:27 PM PDT 24 53709820938 ps
T1115 /workspace/coverage/default/1.uart_intr.3512712728 Mar 31 03:14:25 PM PDT 24 Mar 31 03:15:23 PM PDT 24 64311447031 ps
T1116 /workspace/coverage/default/20.uart_perf.143459596 Mar 31 03:19:26 PM PDT 24 Mar 31 03:25:21 PM PDT 24 5945511868 ps
T1117 /workspace/coverage/default/6.uart_long_xfer_wo_dly.3584207616 Mar 31 03:16:28 PM PDT 24 Mar 31 03:27:24 PM PDT 24 105543587272 ps
T1118 /workspace/coverage/default/24.uart_long_xfer_wo_dly.1349168256 Mar 31 03:20:15 PM PDT 24 Mar 31 03:29:45 PM PDT 24 84737007100 ps
T1119 /workspace/coverage/default/18.uart_fifo_full.1280463123 Mar 31 03:19:02 PM PDT 24 Mar 31 03:22:46 PM PDT 24 130312521146 ps
T1120 /workspace/coverage/default/0.uart_stress_all_with_rand_reset.1072096117 Mar 31 03:14:14 PM PDT 24 Mar 31 03:17:54 PM PDT 24 25196972812 ps
T1121 /workspace/coverage/default/45.uart_loopback.35064462 Mar 31 03:23:54 PM PDT 24 Mar 31 03:23:56 PM PDT 24 2856982933 ps
T1122 /workspace/coverage/default/186.uart_fifo_reset.640645781 Mar 31 03:26:55 PM PDT 24 Mar 31 03:27:55 PM PDT 24 44276081489 ps
T1123 /workspace/coverage/default/54.uart_stress_all_with_rand_reset.3781833987 Mar 31 03:24:45 PM PDT 24 Mar 31 03:28:42 PM PDT 24 25309627293 ps
T1124 /workspace/coverage/default/41.uart_tx_ovrd.2072093930 Mar 31 03:23:11 PM PDT 24 Mar 31 03:23:13 PM PDT 24 752018342 ps
T1125 /workspace/coverage/default/48.uart_alert_test.1978400907 Mar 31 03:24:26 PM PDT 24 Mar 31 03:24:27 PM PDT 24 14610897 ps
T1126 /workspace/coverage/default/7.uart_stress_all_with_rand_reset.250984871 Mar 31 03:16:42 PM PDT 24 Mar 31 03:22:13 PM PDT 24 28127073952 ps
T1127 /workspace/coverage/default/10.uart_fifo_overflow.2803977111 Mar 31 03:17:17 PM PDT 24 Mar 31 03:17:31 PM PDT 24 12736931589 ps
T1128 /workspace/coverage/default/32.uart_loopback.3004167554 Mar 31 03:21:47 PM PDT 24 Mar 31 03:21:51 PM PDT 24 2811195974 ps
T1129 /workspace/coverage/default/20.uart_rx_oversample.4022461356 Mar 31 03:19:26 PM PDT 24 Mar 31 03:19:39 PM PDT 24 4973642550 ps
T1130 /workspace/coverage/default/110.uart_fifo_reset.441920105 Mar 31 03:26:01 PM PDT 24 Mar 31 03:27:36 PM PDT 24 106637692696 ps
T1131 /workspace/coverage/default/27.uart_fifo_overflow.399056413 Mar 31 03:20:56 PM PDT 24 Mar 31 03:22:25 PM PDT 24 66992586847 ps
T1132 /workspace/coverage/default/33.uart_intr.2515931057 Mar 31 03:21:58 PM PDT 24 Mar 31 03:22:06 PM PDT 24 17172470430 ps
T1133 /workspace/coverage/default/11.uart_perf.999195882 Mar 31 03:17:40 PM PDT 24 Mar 31 03:19:29 PM PDT 24 21924558277 ps
T1134 /workspace/coverage/default/1.uart_rx_parity_err.297623906 Mar 31 03:14:31 PM PDT 24 Mar 31 03:15:13 PM PDT 24 24178182537 ps
T1135 /workspace/coverage/default/16.uart_rx_oversample.1000621605 Mar 31 03:18:34 PM PDT 24 Mar 31 03:18:54 PM PDT 24 4703367133 ps
T1136 /workspace/coverage/default/34.uart_tx_ovrd.3574039669 Mar 31 03:22:07 PM PDT 24 Mar 31 03:22:22 PM PDT 24 6296022863 ps
T1137 /workspace/coverage/default/39.uart_rx_oversample.2332553505 Mar 31 03:22:48 PM PDT 24 Mar 31 03:23:03 PM PDT 24 7183341103 ps
T1138 /workspace/coverage/default/46.uart_noise_filter.135851688 Mar 31 03:23:57 PM PDT 24 Mar 31 03:24:43 PM PDT 24 123781879565 ps
T1139 /workspace/coverage/default/19.uart_perf.1688073245 Mar 31 03:19:19 PM PDT 24 Mar 31 03:20:11 PM PDT 24 11606376811 ps
T1140 /workspace/coverage/default/125.uart_fifo_reset.157492097 Mar 31 03:26:09 PM PDT 24 Mar 31 03:26:22 PM PDT 24 86409762383 ps
T1141 /workspace/coverage/default/25.uart_alert_test.4046192418 Mar 31 03:20:35 PM PDT 24 Mar 31 03:20:35 PM PDT 24 17244440 ps
T1142 /workspace/coverage/default/0.uart_rx_start_bit_filter.703847712 Mar 31 03:14:09 PM PDT 24 Mar 31 03:14:14 PM PDT 24 2873034690 ps
T1143 /workspace/coverage/default/67.uart_fifo_reset.1238599325 Mar 31 03:24:57 PM PDT 24 Mar 31 03:26:05 PM PDT 24 154808901183 ps
T1144 /workspace/coverage/default/25.uart_rx_oversample.128570552 Mar 31 03:20:22 PM PDT 24 Mar 31 03:21:01 PM PDT 24 5001424344 ps
T1145 /workspace/coverage/default/19.uart_fifo_reset.1082880672 Mar 31 03:19:10 PM PDT 24 Mar 31 03:24:31 PM PDT 24 141261240730 ps
T1146 /workspace/coverage/default/32.uart_fifo_full.3791384484 Mar 31 03:21:38 PM PDT 24 Mar 31 03:23:52 PM PDT 24 82672334400 ps
T1147 /workspace/coverage/default/144.uart_fifo_reset.3325693637 Mar 31 03:26:28 PM PDT 24 Mar 31 03:29:11 PM PDT 24 103760523511 ps
T1148 /workspace/coverage/default/16.uart_loopback.3879607939 Mar 31 03:18:39 PM PDT 24 Mar 31 03:18:49 PM PDT 24 6375262992 ps
T1149 /workspace/coverage/default/55.uart_fifo_reset.1365803503 Mar 31 03:24:46 PM PDT 24 Mar 31 03:26:41 PM PDT 24 69075166249 ps
T230 /workspace/coverage/default/228.uart_fifo_reset.4158354206 Mar 31 03:27:31 PM PDT 24 Mar 31 03:36:33 PM PDT 24 203793347033 ps
T1150 /workspace/coverage/default/102.uart_fifo_reset.1371574728 Mar 31 03:25:51 PM PDT 24 Mar 31 03:26:35 PM PDT 24 21229409533 ps
T1151 /workspace/coverage/default/25.uart_tx_ovrd.2550320138 Mar 31 03:20:28 PM PDT 24 Mar 31 03:20:31 PM PDT 24 1703878304 ps
T1152 /workspace/coverage/default/27.uart_rx_oversample.4111434006 Mar 31 03:20:53 PM PDT 24 Mar 31 03:20:55 PM PDT 24 1606625612 ps
T1153 /workspace/coverage/default/22.uart_tx_rx.1128280593 Mar 31 03:19:43 PM PDT 24 Mar 31 03:20:14 PM PDT 24 17554864260 ps
T1154 /workspace/coverage/default/21.uart_stress_all_with_rand_reset.2978931961 Mar 31 03:19:38 PM PDT 24 Mar 31 03:37:16 PM PDT 24 52098452506 ps
T1155 /workspace/coverage/default/15.uart_fifo_reset.2043915361 Mar 31 03:18:17 PM PDT 24 Mar 31 03:21:21 PM PDT 24 66557830623 ps
T1156 /workspace/coverage/default/19.uart_tx_rx.1311991942 Mar 31 03:19:09 PM PDT 24 Mar 31 03:19:22 PM PDT 24 118867478811 ps
T1157 /workspace/coverage/default/198.uart_fifo_reset.3585970006 Mar 31 03:27:06 PM PDT 24 Mar 31 03:28:07 PM PDT 24 75545033609 ps
T1158 /workspace/coverage/default/19.uart_tx_ovrd.3645670029 Mar 31 03:19:14 PM PDT 24 Mar 31 03:19:16 PM PDT 24 1096920772 ps
T1159 /workspace/coverage/default/23.uart_tx_rx.1234048246 Mar 31 03:19:57 PM PDT 24 Mar 31 03:20:42 PM PDT 24 25849852164 ps
T1160 /workspace/coverage/default/218.uart_fifo_reset.1159934896 Mar 31 03:27:25 PM PDT 24 Mar 31 03:28:08 PM PDT 24 21053116296 ps
T1161 /workspace/coverage/default/12.uart_tx_rx.1604756138 Mar 31 03:17:39 PM PDT 24 Mar 31 03:18:14 PM PDT 24 31548735410 ps
T1162 /workspace/coverage/default/2.uart_tx_rx.912734267 Mar 31 03:14:47 PM PDT 24 Mar 31 03:15:11 PM PDT 24 28606637799 ps
T1163 /workspace/coverage/default/9.uart_rx_parity_err.197966977 Mar 31 03:17:05 PM PDT 24 Mar 31 03:18:22 PM PDT 24 89873461710 ps
T1164 /workspace/coverage/default/168.uart_fifo_reset.204052354 Mar 31 03:26:45 PM PDT 24 Mar 31 03:27:33 PM PDT 24 108427257834 ps
T225 /workspace/coverage/default/0.uart_fifo_reset.3006390185 Mar 31 03:14:03 PM PDT 24 Mar 31 03:16:53 PM PDT 24 124813390953 ps
T1165 /workspace/coverage/default/3.uart_intr.3377611487 Mar 31 03:15:18 PM PDT 24 Mar 31 03:15:30 PM PDT 24 30527873360 ps
T1166 /workspace/coverage/default/7.uart_fifo_reset.1211396966 Mar 31 03:16:30 PM PDT 24 Mar 31 03:17:02 PM PDT 24 16807234436 ps
T1167 /workspace/coverage/default/44.uart_noise_filter.2991698328 Mar 31 03:23:41 PM PDT 24 Mar 31 03:24:42 PM PDT 24 60608080343 ps
T1168 /workspace/coverage/default/249.uart_fifo_reset.2127500195 Mar 31 03:27:41 PM PDT 24 Mar 31 03:27:50 PM PDT 24 42967731431 ps
T1169 /workspace/coverage/default/37.uart_perf.743108041 Mar 31 03:22:35 PM PDT 24 Mar 31 03:29:31 PM PDT 24 7515050695 ps
T1170 /workspace/coverage/default/16.uart_rx_start_bit_filter.1801109953 Mar 31 03:18:34 PM PDT 24 Mar 31 03:18:40 PM PDT 24 2780997831 ps
T1171 /workspace/coverage/default/37.uart_tx_rx.1430394366 Mar 31 03:22:28 PM PDT 24 Mar 31 03:22:38 PM PDT 24 26999698305 ps
T1172 /workspace/coverage/default/31.uart_alert_test.777351391 Mar 31 03:21:37 PM PDT 24 Mar 31 03:21:38 PM PDT 24 104137543 ps
T1173 /workspace/coverage/default/158.uart_fifo_reset.2951206609 Mar 31 03:26:33 PM PDT 24 Mar 31 03:29:31 PM PDT 24 114251999919 ps
T1174 /workspace/coverage/default/11.uart_rx_oversample.3764558951 Mar 31 03:17:33 PM PDT 24 Mar 31 03:17:36 PM PDT 24 5623776318 ps
T1175 /workspace/coverage/default/12.uart_fifo_overflow.1460587544 Mar 31 03:17:41 PM PDT 24 Mar 31 03:18:09 PM PDT 24 18439456215 ps
T1176 /workspace/coverage/default/20.uart_long_xfer_wo_dly.2524399931 Mar 31 03:19:26 PM PDT 24 Mar 31 03:24:18 PM PDT 24 81293517273 ps
T1177 /workspace/coverage/default/39.uart_stress_all_with_rand_reset.2044012749 Mar 31 03:22:53 PM PDT 24 Mar 31 03:33:56 PM PDT 24 102631999875 ps
T1178 /workspace/coverage/default/31.uart_noise_filter.3634196184 Mar 31 03:21:36 PM PDT 24 Mar 31 03:21:55 PM PDT 24 42295157891 ps
T1179 /workspace/coverage/default/23.uart_intr.1134141154 Mar 31 03:19:57 PM PDT 24 Mar 31 03:20:31 PM PDT 24 90675482749 ps
T1180 /workspace/coverage/default/23.uart_tx_ovrd.4246384615 Mar 31 03:20:11 PM PDT 24 Mar 31 03:20:36 PM PDT 24 6658387043 ps
T1181 /workspace/coverage/cover_reg_top/13.uart_csr_rw.1454207090 Mar 31 12:33:26 PM PDT 24 Mar 31 12:33:27 PM PDT 24 158507035 ps
T1182 /workspace/coverage/cover_reg_top/29.uart_intr_test.2260667658 Mar 31 12:33:40 PM PDT 24 Mar 31 12:33:40 PM PDT 24 12675503 ps
T1183 /workspace/coverage/cover_reg_top/19.uart_csr_mem_rw_with_rand_reset.4040882476 Mar 31 12:33:33 PM PDT 24 Mar 31 12:33:34 PM PDT 24 84704817 ps
T1184 /workspace/coverage/cover_reg_top/13.uart_tl_errors.658352483 Mar 31 12:33:23 PM PDT 24 Mar 31 12:33:25 PM PDT 24 105916759 ps
T1185 /workspace/coverage/cover_reg_top/0.uart_csr_bit_bash.3408689069 Mar 31 12:33:00 PM PDT 24 Mar 31 12:33:01 PM PDT 24 35059677 ps
T65 /workspace/coverage/cover_reg_top/14.uart_tl_intg_err.3747279806 Mar 31 12:33:24 PM PDT 24 Mar 31 12:33:25 PM PDT 24 98980842 ps
T1186 /workspace/coverage/cover_reg_top/35.uart_intr_test.1244857168 Mar 31 12:33:41 PM PDT 24 Mar 31 12:33:41 PM PDT 24 24918545 ps
T55 /workspace/coverage/cover_reg_top/9.uart_csr_rw.1374250155 Mar 31 12:33:16 PM PDT 24 Mar 31 12:33:16 PM PDT 24 18174073 ps
T1187 /workspace/coverage/cover_reg_top/34.uart_intr_test.1773112131 Mar 31 12:33:38 PM PDT 24 Mar 31 12:33:39 PM PDT 24 18613287 ps
T66 /workspace/coverage/cover_reg_top/0.uart_tl_intg_err.3564953084 Mar 31 12:32:58 PM PDT 24 Mar 31 12:32:59 PM PDT 24 286044561 ps
T1188 /workspace/coverage/cover_reg_top/15.uart_intr_test.2195954538 Mar 31 12:33:25 PM PDT 24 Mar 31 12:33:26 PM PDT 24 16764198 ps
T67 /workspace/coverage/cover_reg_top/4.uart_tl_intg_err.1198359512 Mar 31 12:33:09 PM PDT 24 Mar 31 12:33:10 PM PDT 24 68180610 ps
T1189 /workspace/coverage/cover_reg_top/5.uart_intr_test.2007386736 Mar 31 12:33:08 PM PDT 24 Mar 31 12:33:09 PM PDT 24 13201905 ps
T56 /workspace/coverage/cover_reg_top/0.uart_same_csr_outstanding.1884027247 Mar 31 12:33:06 PM PDT 24 Mar 31 12:33:08 PM PDT 24 130185715 ps
T1190 /workspace/coverage/cover_reg_top/17.uart_intr_test.1929199486 Mar 31 12:33:32 PM PDT 24 Mar 31 12:33:33 PM PDT 24 23699038 ps
T1191 /workspace/coverage/cover_reg_top/16.uart_tl_errors.1891137116 Mar 31 12:33:23 PM PDT 24 Mar 31 12:33:25 PM PDT 24 66898285 ps
T1192 /workspace/coverage/cover_reg_top/38.uart_intr_test.1566693721 Mar 31 12:33:40 PM PDT 24 Mar 31 12:33:41 PM PDT 24 11534669 ps
T1193 /workspace/coverage/cover_reg_top/11.uart_csr_mem_rw_with_rand_reset.938536544 Mar 31 12:33:24 PM PDT 24 Mar 31 12:33:24 PM PDT 24 17472525 ps
T57 /workspace/coverage/cover_reg_top/10.uart_same_csr_outstanding.2758352226 Mar 31 12:33:27 PM PDT 24 Mar 31 12:33:28 PM PDT 24 16105707 ps
T1194 /workspace/coverage/cover_reg_top/43.uart_intr_test.3781460730 Mar 31 12:33:42 PM PDT 24 Mar 31 12:33:42 PM PDT 24 46611883 ps
T58 /workspace/coverage/cover_reg_top/8.uart_same_csr_outstanding.2975401874 Mar 31 12:33:16 PM PDT 24 Mar 31 12:33:17 PM PDT 24 94467652 ps
T1195 /workspace/coverage/cover_reg_top/17.uart_tl_errors.2036274209 Mar 31 12:33:32 PM PDT 24 Mar 31 12:33:34 PM PDT 24 45988114 ps
T1196 /workspace/coverage/cover_reg_top/32.uart_intr_test.2504433481 Mar 31 12:33:38 PM PDT 24 Mar 31 12:33:39 PM PDT 24 59457384 ps
T1197 /workspace/coverage/cover_reg_top/6.uart_csr_mem_rw_with_rand_reset.428761200 Mar 31 12:33:10 PM PDT 24 Mar 31 12:33:11 PM PDT 24 241892703 ps
T1198 /workspace/coverage/cover_reg_top/14.uart_intr_test.1517458349 Mar 31 12:33:23 PM PDT 24 Mar 31 12:33:24 PM PDT 24 43188927 ps
T1199 /workspace/coverage/cover_reg_top/4.uart_csr_bit_bash.3337069281 Mar 31 12:33:11 PM PDT 24 Mar 31 12:33:14 PM PDT 24 198042981 ps
T1200 /workspace/coverage/cover_reg_top/30.uart_intr_test.1008502552 Mar 31 12:33:40 PM PDT 24 Mar 31 12:33:41 PM PDT 24 37744698 ps
T68 /workspace/coverage/cover_reg_top/3.uart_tl_intg_err.15534186 Mar 31 12:33:08 PM PDT 24 Mar 31 12:33:09 PM PDT 24 72827297 ps
T1201 /workspace/coverage/cover_reg_top/7.uart_tl_errors.31546756 Mar 31 12:33:17 PM PDT 24 Mar 31 12:33:19 PM PDT 24 289851036 ps
T1202 /workspace/coverage/cover_reg_top/10.uart_tl_intg_err.825133003 Mar 31 12:33:14 PM PDT 24 Mar 31 12:33:16 PM PDT 24 108878650 ps
T1203 /workspace/coverage/cover_reg_top/2.uart_csr_bit_bash.504405936 Mar 31 12:33:00 PM PDT 24 Mar 31 12:33:03 PM PDT 24 796964188 ps
T1204 /workspace/coverage/cover_reg_top/12.uart_tl_errors.3595583224 Mar 31 12:33:24 PM PDT 24 Mar 31 12:33:25 PM PDT 24 59475206 ps
T59 /workspace/coverage/cover_reg_top/4.uart_csr_rw.2520795483 Mar 31 12:33:08 PM PDT 24 Mar 31 12:33:09 PM PDT 24 107263573 ps
T1205 /workspace/coverage/cover_reg_top/1.uart_intr_test.2286542005 Mar 31 12:33:02 PM PDT 24 Mar 31 12:33:02 PM PDT 24 15604125 ps
T1206 /workspace/coverage/cover_reg_top/9.uart_csr_mem_rw_with_rand_reset.3467328537 Mar 31 12:33:14 PM PDT 24 Mar 31 12:33:15 PM PDT 24 14231448 ps
T1207 /workspace/coverage/cover_reg_top/4.uart_csr_mem_rw_with_rand_reset.2259330148 Mar 31 12:33:11 PM PDT 24 Mar 31 12:33:12 PM PDT 24 19277237 ps
T60 /workspace/coverage/cover_reg_top/16.uart_same_csr_outstanding.1323108403 Mar 31 12:33:34 PM PDT 24 Mar 31 12:33:35 PM PDT 24 69952574 ps
T1208 /workspace/coverage/cover_reg_top/33.uart_intr_test.1644171116 Mar 31 12:33:43 PM PDT 24 Mar 31 12:33:43 PM PDT 24 14881205 ps
T70 /workspace/coverage/cover_reg_top/7.uart_tl_intg_err.1226715360 Mar 31 12:33:14 PM PDT 24 Mar 31 12:33:16 PM PDT 24 639891858 ps
T48 /workspace/coverage/cover_reg_top/19.uart_csr_rw.2006144033 Mar 31 12:33:29 PM PDT 24 Mar 31 12:33:30 PM PDT 24 94282292 ps
T1209 /workspace/coverage/cover_reg_top/1.uart_csr_rw.2915406557 Mar 31 12:33:02 PM PDT 24 Mar 31 12:33:03 PM PDT 24 29152430 ps
T61 /workspace/coverage/cover_reg_top/14.uart_csr_rw.3027755260 Mar 31 12:33:24 PM PDT 24 Mar 31 12:33:25 PM PDT 24 11711375 ps
T49 /workspace/coverage/cover_reg_top/1.uart_csr_bit_bash.1767592162 Mar 31 12:33:07 PM PDT 24 Mar 31 12:33:10 PM PDT 24 227383654 ps
T1210 /workspace/coverage/cover_reg_top/47.uart_intr_test.496356406 Mar 31 12:33:39 PM PDT 24 Mar 31 12:33:40 PM PDT 24 45996878 ps
T62 /workspace/coverage/cover_reg_top/12.uart_same_csr_outstanding.3483968046 Mar 31 12:33:21 PM PDT 24 Mar 31 12:33:22 PM PDT 24 55965144 ps
T63 /workspace/coverage/cover_reg_top/7.uart_csr_rw.2053710756 Mar 31 12:33:18 PM PDT 24 Mar 31 12:33:19 PM PDT 24 23982623 ps
T50 /workspace/coverage/cover_reg_top/5.uart_csr_rw.3975136032 Mar 31 12:33:11 PM PDT 24 Mar 31 12:33:12 PM PDT 24 29727985 ps
T1211 /workspace/coverage/cover_reg_top/10.uart_csr_rw.1730476965 Mar 31 12:33:13 PM PDT 24 Mar 31 12:33:14 PM PDT 24 43156026 ps
T1212 /workspace/coverage/cover_reg_top/15.uart_same_csr_outstanding.2053455897 Mar 31 12:33:23 PM PDT 24 Mar 31 12:33:23 PM PDT 24 92752171 ps
T1213 /workspace/coverage/cover_reg_top/1.uart_same_csr_outstanding.2330093157 Mar 31 12:33:05 PM PDT 24 Mar 31 12:33:06 PM PDT 24 58503909 ps
T1214 /workspace/coverage/cover_reg_top/3.uart_csr_hw_reset.2904730258 Mar 31 12:33:09 PM PDT 24 Mar 31 12:33:09 PM PDT 24 14717285 ps
T1215 /workspace/coverage/cover_reg_top/14.uart_csr_mem_rw_with_rand_reset.2288618607 Mar 31 12:33:23 PM PDT 24 Mar 31 12:33:24 PM PDT 24 21816217 ps
T1216 /workspace/coverage/cover_reg_top/0.uart_csr_aliasing.2796437952 Mar 31 12:33:02 PM PDT 24 Mar 31 12:33:03 PM PDT 24 57676769 ps
T1217 /workspace/coverage/cover_reg_top/3.uart_csr_mem_rw_with_rand_reset.2176928071 Mar 31 12:33:08 PM PDT 24 Mar 31 12:33:09 PM PDT 24 67539291 ps
T1218 /workspace/coverage/cover_reg_top/8.uart_csr_rw.1544405574 Mar 31 12:33:16 PM PDT 24 Mar 31 12:33:16 PM PDT 24 40553601 ps
T1219 /workspace/coverage/cover_reg_top/11.uart_same_csr_outstanding.2135583145 Mar 31 12:33:23 PM PDT 24 Mar 31 12:33:24 PM PDT 24 16720197 ps
T71 /workspace/coverage/cover_reg_top/19.uart_tl_intg_err.2920911292 Mar 31 12:33:34 PM PDT 24 Mar 31 12:33:35 PM PDT 24 97256154 ps
T1220 /workspace/coverage/cover_reg_top/2.uart_intr_test.1301168994 Mar 31 12:33:02 PM PDT 24 Mar 31 12:33:02 PM PDT 24 44273575 ps
T1221 /workspace/coverage/cover_reg_top/3.uart_same_csr_outstanding.15260250 Mar 31 12:33:10 PM PDT 24 Mar 31 12:33:10 PM PDT 24 43984500 ps
T1222 /workspace/coverage/cover_reg_top/3.uart_tl_errors.315719542 Mar 31 12:33:08 PM PDT 24 Mar 31 12:33:10 PM PDT 24 212409620 ps
T1223 /workspace/coverage/cover_reg_top/8.uart_csr_mem_rw_with_rand_reset.4169450895 Mar 31 12:33:15 PM PDT 24 Mar 31 12:33:17 PM PDT 24 20191277 ps
T103 /workspace/coverage/cover_reg_top/18.uart_tl_intg_err.3041127220 Mar 31 12:33:31 PM PDT 24 Mar 31 12:33:33 PM PDT 24 336910009 ps
T1224 /workspace/coverage/cover_reg_top/4.uart_csr_aliasing.239934453 Mar 31 12:33:10 PM PDT 24 Mar 31 12:33:10 PM PDT 24 94645987 ps
T1225 /workspace/coverage/cover_reg_top/4.uart_csr_hw_reset.2792429853 Mar 31 12:33:09 PM PDT 24 Mar 31 12:33:10 PM PDT 24 13876028 ps
T1226 /workspace/coverage/cover_reg_top/7.uart_intr_test.725054738 Mar 31 12:33:15 PM PDT 24 Mar 31 12:33:16 PM PDT 24 63170540 ps
T1227 /workspace/coverage/cover_reg_top/6.uart_tl_errors.1509736995 Mar 31 12:33:08 PM PDT 24 Mar 31 12:33:10 PM PDT 24 28005767 ps
T1228 /workspace/coverage/cover_reg_top/7.uart_same_csr_outstanding.3439507145 Mar 31 12:33:18 PM PDT 24 Mar 31 12:33:18 PM PDT 24 62021345 ps
T1229 /workspace/coverage/cover_reg_top/2.uart_tl_intg_err.2697235451 Mar 31 12:33:02 PM PDT 24 Mar 31 12:33:03 PM PDT 24 379091735 ps
T1230 /workspace/coverage/cover_reg_top/1.uart_tl_errors.3009837342 Mar 31 12:33:02 PM PDT 24 Mar 31 12:33:04 PM PDT 24 133135562 ps
T1231 /workspace/coverage/cover_reg_top/12.uart_tl_intg_err.3899800621 Mar 31 12:33:27 PM PDT 24 Mar 31 12:33:29 PM PDT 24 68974210 ps
T69 /workspace/coverage/cover_reg_top/6.uart_tl_intg_err.2185458104 Mar 31 12:33:11 PM PDT 24 Mar 31 12:33:12 PM PDT 24 159438743 ps
T1232 /workspace/coverage/cover_reg_top/42.uart_intr_test.830338845 Mar 31 12:33:39 PM PDT 24 Mar 31 12:33:40 PM PDT 24 142066054 ps
T1233 /workspace/coverage/cover_reg_top/19.uart_tl_errors.2659165934 Mar 31 12:33:33 PM PDT 24 Mar 31 12:33:34 PM PDT 24 81518794 ps
T1234 /workspace/coverage/cover_reg_top/11.uart_intr_test.3331450777 Mar 31 12:33:25 PM PDT 24 Mar 31 12:33:25 PM PDT 24 49177634 ps
T1235 /workspace/coverage/cover_reg_top/16.uart_csr_mem_rw_with_rand_reset.1960038126 Mar 31 12:33:36 PM PDT 24 Mar 31 12:33:36 PM PDT 24 22950840 ps
T1236 /workspace/coverage/cover_reg_top/3.uart_csr_aliasing.4252336496 Mar 31 12:33:10 PM PDT 24 Mar 31 12:33:11 PM PDT 24 95807786 ps
T1237 /workspace/coverage/cover_reg_top/17.uart_csr_rw.1338835913 Mar 31 12:33:31 PM PDT 24 Mar 31 12:33:32 PM PDT 24 16093842 ps
T1238 /workspace/coverage/cover_reg_top/2.uart_csr_aliasing.2512586262 Mar 31 12:33:00 PM PDT 24 Mar 31 12:33:01 PM PDT 24 53445862 ps
T1239 /workspace/coverage/cover_reg_top/28.uart_intr_test.1456399213 Mar 31 12:33:40 PM PDT 24 Mar 31 12:33:41 PM PDT 24 44812431 ps
T1240 /workspace/coverage/cover_reg_top/21.uart_intr_test.2930617224 Mar 31 12:33:33 PM PDT 24 Mar 31 12:33:34 PM PDT 24 11854225 ps
T51 /workspace/coverage/cover_reg_top/3.uart_csr_bit_bash.2847798109 Mar 31 12:33:10 PM PDT 24 Mar 31 12:33:12 PM PDT 24 140023132 ps
T1241 /workspace/coverage/cover_reg_top/17.uart_csr_mem_rw_with_rand_reset.4020606100 Mar 31 12:33:31 PM PDT 24 Mar 31 12:33:32 PM PDT 24 43624445 ps
T1242 /workspace/coverage/cover_reg_top/12.uart_csr_mem_rw_with_rand_reset.844761192 Mar 31 12:33:28 PM PDT 24 Mar 31 12:33:29 PM PDT 24 227175725 ps
T1243 /workspace/coverage/cover_reg_top/1.uart_csr_hw_reset.337558534 Mar 31 12:33:05 PM PDT 24 Mar 31 12:33:06 PM PDT 24 26868785 ps
T1244 /workspace/coverage/cover_reg_top/13.uart_same_csr_outstanding.3965488292 Mar 31 12:33:27 PM PDT 24 Mar 31 12:33:27 PM PDT 24 17719147 ps
T52 /workspace/coverage/cover_reg_top/2.uart_csr_hw_reset.497483033 Mar 31 12:33:00 PM PDT 24 Mar 31 12:33:01 PM PDT 24 15048669 ps
T1245 /workspace/coverage/cover_reg_top/0.uart_csr_rw.1554497075 Mar 31 12:33:03 PM PDT 24 Mar 31 12:33:04 PM PDT 24 19954284 ps
T1246 /workspace/coverage/cover_reg_top/20.uart_intr_test.4058859737 Mar 31 12:33:31 PM PDT 24 Mar 31 12:33:32 PM PDT 24 12625043 ps
T1247 /workspace/coverage/cover_reg_top/16.uart_intr_test.1215684798 Mar 31 12:33:30 PM PDT 24 Mar 31 12:33:31 PM PDT 24 38844097 ps
T1248 /workspace/coverage/cover_reg_top/14.uart_tl_errors.2706345343 Mar 31 12:33:24 PM PDT 24 Mar 31 12:33:26 PM PDT 24 164122465 ps
T1249 /workspace/coverage/cover_reg_top/22.uart_intr_test.3578761909 Mar 31 12:33:33 PM PDT 24 Mar 31 12:33:34 PM PDT 24 19410825 ps
T1250 /workspace/coverage/cover_reg_top/8.uart_tl_intg_err.174124920 Mar 31 12:33:15 PM PDT 24 Mar 31 12:33:17 PM PDT 24 79555269 ps
T1251 /workspace/coverage/cover_reg_top/24.uart_intr_test.563688091 Mar 31 12:33:47 PM PDT 24 Mar 31 12:33:48 PM PDT 24 69838392 ps
T1252 /workspace/coverage/cover_reg_top/18.uart_tl_errors.2177682723 Mar 31 12:33:30 PM PDT 24 Mar 31 12:33:31 PM PDT 24 459341970 ps
T1253 /workspace/coverage/cover_reg_top/11.uart_tl_errors.3491903101 Mar 31 12:33:21 PM PDT 24 Mar 31 12:33:24 PM PDT 24 102688489 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%